Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode
a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected
by

1 Answer

Answer :

b) POPF, Real
by

Related questions

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Description : In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Last Answer : c) SM2 , 9DH

In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : a) 1, 8bit, single processor

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : c) 2, 9 bit, multiple processors

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Description : In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Last Answer : a) 3, Mode2

Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Description : Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Last Answer : JB P1.0, bit

In 8086 the overflow flag is set when a) The sum is more than 16 bits b) Signed numbers go out of their range after an arithmetic operation c) Carry and sign flags are set

Description : In 8086 the overflow flag is set when a) The sum is more than 16 bits b) Signed numbers go out of their range after an arithmetic operation c) Carry and sign flags are set

Last Answer : b) Signed numbers go out of their range after an arithmetic operation

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Last Answer : c) 2000 to 3FFFH

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

How many bit of instruction on our simple computer consist of one____: a. 2-bit b. 6-bit c. 12-bit d. None of these

Description : How many bit of instruction on our simple computer consist of one____: a. 2-bit b. 6-bit c. 12-bit d. None of these

Last Answer : c. 12-bit

Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Description : Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Last Answer : c) iv, i

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

The 16 bit flag of 8086 microprocessor is responsible to indicate ___________

Description : The 16 bit flag of 8086 microprocessor is responsible to indicate ___________ A. the condition of result of ALU operation B. the condition of memory C. the result of addition D. the result of subtraction 

Last Answer : The 16 bit flag of 8086 microprocessor is responsible to indicate the condition of result of ALU operation

Single address computer instruction has two parts: a. The operation code b. The operand c. A and B d. None of these

Description : Single address computer instruction has two parts: a. The operation code b. The operand c. A and B d. None of these

Last Answer : c. A and B

In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : a) EA, high, internal, external

__ bit in ICW1 indicates whether the 8259A is cascade mode or not? a) LTIM=0 b) LTIM=1 c) SNGL=0 d) SNGL=1

Description : __ bit in ICW1 indicates whether the 8259A is cascade mode or not? a) LTIM=0 b) LTIM=1 c) SNGL=0 d) SNGL=1

Last Answer : c) SNGL=0

In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

In 8087, which instruction is used for division real reversed______. a) FDIV b) FIDIVR c) FDIVR d) FDIVRP

Description : In 8087, which instruction is used for division real reversed______. a) FDIV b) FIDIVR c) FDIVR d) FDIVRP

Last Answer : c) FDIVR

How many operations are there in the instruction set of 8085 microprocessor?

Description : How many operations are there in the instruction set of 8085 microprocessor?

Last Answer : There are 74 operations in the 8085 microprocessor.

CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Description : CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Last Answer : a. Complex instruction set computer

RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Description : RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Last Answer : a. Reduced Instruction set computer

ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Description : ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Last Answer : b. Instruction set architecture

RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Description : RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Last Answer : a. Reduced Instruction Set Computer

CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Description : CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Last Answer : c. Complex Instruction Set Computer

8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Description : 8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Last Answer : a) 00H

Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Description : Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Last Answer : a) 0013H, either TI or RI flag is set

Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Description : Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Last Answer : d. 32 bit-RISC

In 8087, _______ many register stack are there? And of _____ registers. These registers are used as _________ stack. a) 7, 40 bit, FIFO. b) 8, 60 bit, LILO. c) 8, 80 bit, LIFO d) 7, 80 bit, FILO.

Description : In 8087, _______ many register stack are there? And of _____ registers. These registers are used as _________ stack. a) 7, 40 bit, FIFO. b) 8, 60 bit, LILO. c) 8, 80 bit, LIFO d) 7, 80 bit, FILO.

Last Answer : b) 8, 60 bit, LILO.

What is meant by a dedicated computer? a. which is used by one person only b. which is assigned to one and only one task c. which does one kind of software d. which is meant for application software only

Description : What is meant by a dedicated computer? a. which is used by one person only b. which is assigned to one and only one task c. which does one kind of software d. which is meant for application software only

Last Answer : d. which is meant for application software only

What is meant by a dedicated computer? a. Which is used by one person only b. Which is assigned one and only one task c. Which uses one kind of software d. Which is meant for application software

Description : What is meant by a dedicated computer? a. Which is used by one person only b. Which is assigned one and only one task c. Which uses one kind of software d. Which is meant for application software

Last Answer : d. Which is meant for application software

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : a) IE

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

____ is the mode we use to execute the instruction from a computer.

Description : ____ is the mode we use to execute the instruction from a computer.  a) Sequential b) Parallel c) Both (a) & (b) d) None of the above

Last Answer : ____ is the mode we use to execute the instruction from a computer.  a) Sequential b) Parallel c) Both (a) & (b) d) None of the above

A set of instruction compiled into a program that perform a particular task is known as: A. Hardware. B.CPU C. Motherboard D. Software

Description : A set of instruction compiled into a program that perform a particular task is known as: A. Hardware. B.CPU C. Motherboard D. Software

Last Answer : D. Software 

IRET stand for. a. Interrupt enter b. Interrupt return c. Interrupt delete d. None of these

Description : IRET stand for. a. Interrupt enter b. Interrupt return c. Interrupt delete d. None of these

Last Answer : b. Interrupt return

The word processing task associated with changing the appearance of a document is a. Editing b. Writing c. Formatting d. All of above

Description : The word processing task associated with changing the appearance of a document is a. Editing b. Writing c. Formatting d. All of above

Last Answer : c. Formatting

In which instruction are used to perform Boolean operation on non-numerical data: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Description : In which instruction are used to perform Boolean operation on non-numerical data: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Last Answer : a. Logical and bit manipulation

How does the microprocessor differentiate between data and instruction

Description : How does the microprocessor differentiate between data and instruction

Last Answer : When the first m/c code of an instruction is fetched and decoded in the instruction register, the microprocessor recognizes the number of bytes required to fetch the entire ... will be considered as data & the byte after the data will be treated as the next instruction.

Why do we use XRA A instruction

Description : Why do we use XRA A instruction

Last Answer : The XRA A instruction is used to clear the contents of the Accumulator and store the value 00H.