The o/p of a 2 - input OR gate is 1 when its

The o/p of a 2 - input OR gate is 1 when its 

 1. both inputs are 1 2. both inputs are 0 3.either input is 1 4. either input is 0 
by

1 Answer

Answer :

The o/p of a 2 - input OR gate is 1 when its either input is 1 

by

Related questions

An OR gate has 6 inputs. The number of input words in its truth table are

Last Answer : An OR gate has 6 inputs. The number of input words in its truth table are 64.

The output of an exclusive–NOR gate is 1. Which input combination is correct?

Description : The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

Last Answer : The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Description : How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Last Answer : 5

When A = 0., B = 0, C = 1 then in two input logic gate we get gate

Description :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

Last Answer :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate NAND gate

The output of a 2-input NAND gate with high at both the inputs will be

Description : The output of a 2-input NAND gate with high at both the inputs will be • High • Low • High & low • None of the above.

Last Answer : The output of a 2-input NAND gate with high at both the inputs will be Low

For a NAND gate, when one or more inputs are low then the output will be

Description :  For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs 

Last Answer :  For a NAND gate, when one or more inputs are low then the output will be High 

A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of:

Description : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: (1) De Morgan’s Law (2) Involution Law (3) Law of Absorption (4) Idempotent Law

Last Answer : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: De Morgan’s Law 

Output of NAND gate is 0. for three inputs when:

Description : Output of NAND gate is 0. for three inputs when:

Last Answer : Output of NAND gate is 0. for three inputs when: all the inputs are 1

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not

Description : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Last Answer : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is ... (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

The gate whose output is LOW, if and only if all the inputs are HIGH, is

Description : The gate whose output is LOW, if and only if all the inputs are HIGH, is

Last Answer : The gate whose output is LOW, if and only if all the inputs are HIGH, is NAND

The fan put of a 7400 NAND gate is

Last Answer : The fan put of a 7400 NAND gate is 10TTL.

In case of OR gate, no matter what the number of inputs, a

Last Answer :  In case of OR gate, no matter what the number of inputs, a 1 at any input causes the output to be at logic 1.

An AND gate will function as OR if

Last Answer : An AND gate will function as OR if all the inputs and outputs are complemented.

A NAND gate is called a universal logic element because

Last Answer : A NAND gate is called a universal logic element because any logic function can be realized by NAND gates alone.

A NAND gate has:

Last Answer : A NAND gate has: LOW inputs and a HIGH output

In integrated circuit electronics the basic universal gate is

Last Answer : In integrated circuit electronics the basic universal gate is AND gate.

A gate in which all inputs must be low to get a high output is called

Last Answer : A gate in which all inputs must be low to get a high output is called A NOR gate.

What is the purpose of a NAND gate?

Description : What is the purpose of a NAND gate?

Last Answer : Nand gate has 2 inputs and only 1 output and it is equivalent of an and gate. The output of a nand gate is high(1) only when anyone or both inputs are low(0).and the output of nand gate is low(0) only when both the inputs are high(1).nand gate is also called as universal gate.

What is an inverter gate?

Description : What is an inverter gate?

Last Answer : Not gate is known as inverter gate as it inverts the I/P

What does the AND gate do?

Description : What does the AND gate do?

Last Answer : AND gate multiple two inputs. If any one input is zero output will be zero if both inputs are one then only output is one.

Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input

Description : Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: (1) 10.24 kHz (2) 5 kHz (3) 30.24 kHz (4) 15 kHz 

Last Answer : Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: 5 kHz

In successive approximation converter input to the comparator is through

Description : In successive approximation converter input to the comparator is through (A) DAC (B) Latch (C) Flip-flop (D) Sample and hold circuit

Last Answer : In successive approximation converter input to the comparator is through DAC 

The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B.

Description : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is  (A) 4 (B) 6 (C) 8 (D) 10

Last Answer : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is 6

IC which has quad 2 input AND gates

Description : IC which has quad 2 input AND gates   (A) 7411 (B) 7404 (C)7400 (D) 7408

Last Answer : IC which has quad 2 input AND gates 7408

In a JK flip-flop, for what input next state is complement of the present state

Description : In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

Last Answer : In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

A woofer should be fed from the input through a

Last Answer : A woofer should be fed from the input through a low pass filter.

When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Description : When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Last Answer : When an input signal A=01001 is applied to a NOT gate serially , it's output signal is

Which of the following peripherals provide I/O facilities?

Description : Which of the following peripherals provide I/O facilities? i. 8279 ii. 8155 iii. 8259 iv. 8255 (A) i, ii (B) ii, iii (C) iii, iv (D) ii, iv

Last Answer : Which of the following peripherals provide I/O facilities? i. 8279 ii. 8155 iii. 8259 iv. 8255 (A) i, ii (B) ii, iii (C) iii, iv (D) ii, iv

Which set of truth table input signals will result in an output signal value of 1 from the 'AND' gate as shown in the illustration? EL-0035 A. 1-Jan B. Jan-00 C. 0-1 D. 0-0

Description : Which set of truth table input signals will result in an output signal value of 1 from the 'AND' gate as shown in the illustration? EL-0035 A. 1-Jan B. Jan-00 C. 0-1 D. 0-0

Last Answer : Answer: A

In a logic circuit, the NOT gate function _____________. A. does not alter a logical input B. serves to amplify a given signal level C. must be accomplished with a common collector transistor arrangement D. reverses an input logic condition

Description : In a logic circuit, the NOT gate function _____________. A. does not alter a logical input B. serves to amplify a given signal level C. must be accomplished with a common collector transistor arrangement D. reverses an input logic condition

Last Answer : Answer: D

An FET has a gate source bias of 2 V. The ac input signal is ± 1.2 V. The class of operation is A) A B) B C) C D) AB

Description : An FET has a gate source bias of 2 V. The ac input signal is ± 1.2 V. The class of operation is A) A B) B C) C D) AB

Last Answer : D) AB

A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Description : A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Last Answer : . One or the other of the inputs must be HIGH, but not both at the same time.

What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Description : What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Last Answer : OR gate.

What is the output Boolean expression for an AND gate with A and B as inputs when the B input is inverted?

Description : What is the output Boolean expression for an AND gate with A and B as inputs when the B input is inverted?

Last Answer : AB

How many input combinations exist for a four-input AND gate?

Description : How many input combinations exist for a four-input AND gate?

Last Answer : 16.

The minimum number of transistors required to implement a two input AND gate is a. 2 b. 4 c. 6 d. 8

Description : The minimum number of transistors required to implement a two input AND gate is a. 2 b. 4 c. 6 d. 8

Last Answer : c. 6

The output of two inputs OR gate is zero only when: (a) Both are one (b) Both are zero (c) Either input is 1 (d) None

Description : The output of two inputs OR gate is zero only when: (a) Both are one (b) Both are zero (c) Either input is 1 (d) None

Last Answer : (b) Both are zero

The basic logic gate whose output is the complement of the input is the: -

Description : The basic logic gate whose output is the complement of the input is the: - a) OR gate b) AND gate c) inverter d) comparator

Last Answer : The basic logic gate whose output is the complement of the input is the: -  inverter

For the circuit shown in figure, the Boolean expression for the output y in terms of inputs P, Q, R and S is

Description : For the circuit shown in figure, the Boolean expression for the output y in terms of inputs P, Q, R and S is

Last Answer : For the circuit shown in figure, the Boolean expression for the output y in terms of inputs P, Q, R and S is P+Q+R+S

In 3 state gate two states act as signals equal to. a. Logic O b. Logic 1 c. None of these d. Botha&b

Description : In 3 state gate two states act as signals equal to. a. Logic O b. Logic 1 c. None of these d. Botha&b

Last Answer : d. Botha&b

O.D.C. Stands for (a) On direct current (b) Over dimensioned consignment* (c) None of them (d) Operating & gate

Description : O.D.C. Stands for (a) On direct current (b) Over dimensioned consignment* (c) None of them (d) Operating & gate

Last Answer : (b) Over dimensioned consignment*

A four bit number is given as 0110. Its 2’s complement is

Last Answer : A four bit number is given as 0110. Its 2’s complement is 1010.

Why do I need "clear" the I/O input with a dummy getline() call before I use getline() in terminal I/O?

Description : Why do I need "clear" the I/O input with a dummy getline() call before I use getline() in terminal I/O?

Last Answer : frdelrosario Thank you for indirectly calling me stupid. I've received very kind and constructive help regarding C++ programming in the past on Fluther. I'm pretty sure Fluther is more than ... academic god status, already know the answer, yet are too inconvenienced to divulge without insult.

Fill in the blank in the diagram. a) Input Unit b) Memory Unit c) Control Unit d) I/O Unit

Description : Fill in the blank in the diagram. a) Input Unit b) Memory Unit c) Control Unit d) I/O Unit

Last Answer : Answer: c Explanation: The control unit manages and coordinates the operations of a computer system. The ALU is responsible for performing all the arithmetic and bitwise operations . Therefore, both these units combine to form the brain of the computer ,which is the central processing unit

Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text and symbols: a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are arranged as per the protocols of memory reference format of the input file in a simple ASCII sequence of integers between the range O to 99 separated by spaces without formatted text ... : a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Description : Which are benefit of input/output interrupt: a. It is an external analogy to exceptions b. The processor initiates and perform all I/O operation c. The data is transferred into the memory through interrupt handler d. = Alllof these

Last Answer : d. = Alllof these

.In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Description : .In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Last Answer : b) 512

When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Description : When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Last Answer : b. Output

When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Description : When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Last Answer : a. Input