A woofer should be fed from the input through a

by

1 Answer

Answer :

A woofer should be fed from the input through a low pass filter.

by

Related questions

In successive approximation converter input to the comparator is through

Description : In successive approximation converter input to the comparator is through (A) DAC (B) Latch (C) Flip-flop (D) Sample and hold circuit

Last Answer : In successive approximation converter input to the comparator is through DAC 

What sub woofer(s) should I buy to have the hardest hitting bass for outdoor parties?

Description : What sub woofer(s) should I buy to have the hardest hitting bass for outdoor parties?

Last Answer : More expensive than you want, but it’s self-powered: http://www.bhphotovideo.com/c/product/482875-REG/JBL_PRX518S_PRX518S_18_Self_Powered.html =)

What size sub woofer is best for a pickup truck?

Description : What size sub woofer is best for a pickup truck?

Last Answer : A small 8-10" subwoofer is as big as any truck should go.

What is the best sub woofer brand ?

Description : What is the best sub woofer brand ?

Last Answer : It really depends on what you're looking for: best price, best sound, size, etc. Here's a site where you can make comparisons to determine which would be best for you: car-subwoofer-review.toptenreviews.com/

A large speaker having a large diameter (15 cm and above) A. Coaxial speaker B. Woofer C. Tweeter D. Trixial speaker

Description : A large speaker having a large diameter (15 cm and above) A. Coaxial speaker B. Woofer C. Tweeter D. Trixial speaker

Last Answer : B. Woofer

(i) Explain the working principle of Electrostatic and permanent magnet speaker. (ii) Compare Woofer and Tweeter.

Description : (i) Explain the working principle of Electrostatic and permanent magnet speaker. (ii) Compare Woofer and Tweeter.

Last Answer : (i) Electrostatic speaker. The voltage is applied to the central or movable plate, the signal voltage is applied to the two outside plates causes these plates to attract or repel each other. ... to minimize the impact of this resonant frequency. (ii) Compare Woofer and Tweeter.

Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input

Description : Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: (1) 10.24 kHz (2) 5 kHz (3) 30.24 kHz (4) 15 kHz 

Last Answer : Determine the output frequency for a frequency division circuit that contains 12 flip–flops with an input clock frequency of 20.48 MHz: 5 kHz

The output of an exclusive–NOR gate is 1. Which input combination is correct?

Description : The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

Last Answer : The output of an exclusive–NOR gate is 1. Which input combination is correct? (1) A = 1, B = 0 (2) A = 0, B = 1 (3) A = 0, B = 0 (4) None of these 

How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Description : How many minimum number of NOR gates are required to realize a two-input X-OR gate?

Last Answer : 5

The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B.

Description : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is  (A) 4 (B) 6 (C) 8 (D) 10

Last Answer : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is 6

When A = 0., B = 0, C = 1 then in two input logic gate we get gate

Description :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

Last Answer :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate NAND gate

IC which has quad 2 input AND gates

Description : IC which has quad 2 input AND gates   (A) 7411 (B) 7404 (C)7400 (D) 7408

Last Answer : IC which has quad 2 input AND gates 7408

The output of a 2-input NAND gate with high at both the inputs will be

Description : The output of a 2-input NAND gate with high at both the inputs will be • High • Low • High & low • None of the above.

Last Answer : The output of a 2-input NAND gate with high at both the inputs will be Low

The o/p of a 2 - input OR gate is 1 when its

Description : The o/p of a 2 - input OR gate is 1 when its   1. both inputs are 1 2. both inputs are 0 3.either input is 1 4. either input is 0 

Last Answer : The o/p of a 2 - input OR gate is 1 when its either input is 1 

In a JK flip-flop, for what input next state is complement of the present state

Description : In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

Last Answer : In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

An OR gate has 6 inputs. The number of input words in its truth table are

Last Answer : An OR gate has 6 inputs. The number of input words in its truth table are 64.

A dipole antenna requires to be fed with 20 kW of power to produce a given signal strength to a particular distant point. If the addition of a reflector makes the same field strength available with an input power of 11kW. What is the gain in dB, obtained by the use if the reflector. (Gain referred to this particular dipole). A. 4.75 B. 2.6 C. 1.81 D. 4.24

Description : A dipole antenna requires to be fed with 20 kW of power to produce a given signal strength to a particular distant point. If the addition of a reflector makes the same field strength available with an input power of 11kW ... Gain referred to this particular dipole). A. 4.75 B. 2.6 C. 1.81 D. 4.24

Last Answer : B. 2.6

Indicate the false statement. Noise figure is defined as A. the ratio of the S/N power supplied at the input terminal of a receiver or amplifier to the S/N power supplied to the output or load resistor B. noise factor expressed in decibels C. an unwanted form of energy tending to interfere with the proper and easy reception and reproduction of wanted signal D. S/N of an ideal system divided by S/N at the output of the receiver or amplifier under test, both working at the same temperature over the same bandwidth and fed from the same source

Description : Indicate the false statement. Noise figure is defined as A. the ratio of the S/N power supplied at the input terminal of a receiver or amplifier to the S/N power supplied to the output or ... under test, both working at the same temperature over the same bandwidth and fed from the same source

Last Answer : C. an unwanted form of energy tending to interfere with the proper and easy reception and reproduction of wanted signals

I start the day small and round. Buried alive without a frown. I am fed and nourished where I stay, slowly growing in a patient way. Finally I break through my dark brown cage. Reaching towards a puffy lane. But I will never be truly free, from the cage that always binds me What am I? -Riddles

Description : I start the day small and round. Buried alive without a frown. I am fed and nourished where I stay, slowly growing in a patient way. Finally I break through my dark brown cage. Reaching towards a puffy lane. But I will never be truly free, from the cage that always binds me What am I? -Riddles

Last Answer : A Seed.

As shown in the illustration, when the 'speed control' system is in 'SPLIT' _______________. EL-0096 A. Relays #1, #5 and #8 are not used B. the 'slew rated controller' is grounded through Relay #6 C. the RPM 'function generator' and 'thrust levers' have no control D. the 'E/P converters' are bypassed and air is fed directly to the governors via the 'load sharing valve'

Description : As shown in the illustration, when the 'speed control' system is in 'SPLIT' _______________. EL-0096 A. Relays #1, #5 and #8 are not used B. the 'slew rated controller' is grounded through Relay ... E/P converters' are bypassed and air is fed directly to the governors via the 'load sharing valve'

Last Answer : Answer: C

Hallow cone nozzle – liquid is fed into whirl chamber through entry or through a fixed spiral passage to give rotation motion. a. Axial b. Radial c. tangential. d. None of above

Description : Hallow cone nozzle – liquid is fed into whirl chamber through entry or through a fixed spiral passage to give rotation motion. a. Axial b. Radial c. tangential. d. None of above

Last Answer : Ans- c. tangential.

List out features of any four addressing modes of 8051.

Description : List out features of any four addressing modes of 8051.

Last Answer : 1.Immediate addressing mode: In this Immediate Addressing Mode, the data is provided in the instruction itself. The data is provided immediately after the opcode. These are some examples of Immediate Addressing Mode. MOVA ... us see some examples of this mode. MOV 0E5H, @R0 MOV @R1, 80H

List out any four assembler directives and state their functions.

Description : List out any four assembler directives and state their functions.

Last Answer : ORG directive: It is used to specify starting address of the Program. A 16bit address follows ORG ORG 0020H will start program from 0020H memory location.  END directive: It indicates end of the ... that when the label appears in the program, itp constant value will be substituted for the label.

State functions of preset, clear, clock and SR inputs related to SR flip flop.

Description : State functions of preset, clear, clock and SR inputs related to SR flip flop.

Last Answer : Preset Input: is an asynchronous input to set the Q output to 1 Clear Input: is also asynchronous input to reset the Q output to 0 Clock Input: is used to input external logic clock pulse (HIGH-LO) to ... set the Q output. And R is the reset input which is used to reset Q output of the flipflop.

State Demorgan's theorem's and prove both theorems using truth table.

Description : State Demorgan's theorem's and prove both theorems using truth table.

Last Answer : De Morgan's 1st theorem states that when the OR sum of two variables is inverted, this is the same as inverting each variable individually and then ANDing these inverted variables. De Morgan's 2nd ... individually and then ORing them. In Boolean equation form it can be written as

Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

Find out number of data lines required to interface 16 LEDs arrange in the 4 x 4 matrix form.

Description : Find out number of data lines required to interface 16 LEDs arrange in the 4 x 4 matrix form.

Last Answer : 4+4=8, eight lines are required for 4x4 matrix of 16 LEDs

If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Description : If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Last Answer : Contents of Acc will be 22H ( as RR A divides acc by 2)

Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Description : Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Last Answer : Instructions ii) and iv) are direct addressing as 80H and 45H are direct addresses

Define the term 'Multiplexer'. State two examples of multiplexer.

Description : Define the term 'Multiplexer'. State two examples of multiplexer.

Last Answer : A digital multiplexer or data selector is a logic circuit that accepts several (many) digital data inputs and selects one of them at any given time to pass on to the output. 1. Two input multiplexer 2. Four input multiplexer 3. Eight input multiplexer

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’

Description : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

Last Answer : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

Which one of the following logic circuit has the highest speed as compared to the currently available logic

Description : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

Last Answer : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

What is the 2's complement of 01101?

Description : What is the 2's complement of 01101? A) 10010 B) 10011 C) 1100 D) 1001 

Last Answer : What is the 2's complement of 01101? A) 10010 B) 10011 C) 1100 D) 1001 

The current mode logic (CML) is same as

Description : The current mode logic (CML) is same as A) LSI B) CMOS C) TTL D) ECL

Last Answer : The current mode logic (CML) is same as ECL

Which code is used in constructing k-maps?

Description : Which code is used in constructing k-maps?  A) Hamming code B) 2 out of 5 code C) BCD code D) Gray code 

Last Answer : Which code is used in constructing k-maps?  A) Hamming code B) 2 out of 5 code C) BCD code D) Gray code 

For a NAND gate, when one or more inputs are low then the output will be

Description :  For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs 

Last Answer :  For a NAND gate, when one or more inputs are low then the output will be High 

Decimal equivalent of Hexadecimal number (C3B1)16 is:

Description :  Decimal equivalent of Hexadecimal number (C3B1)16 is: A) 12197 B) 32097 C) 52097 D) 50097

Last Answer :  Decimal equivalent of Hexadecimal number (C3B1)16 is: 50097

A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of:

Description : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: (1) De Morgan’s Law (2) Involution Law (3) Law of Absorption (4) Idempotent Law

Last Answer : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: De Morgan’s Law 

Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be:

Description : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: (1) Decimals 8 (2) Decimal 16 (3) Decimal 32 (4) Decimal 2 

Last Answer : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: Decimal 32

How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ?

Description : How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ? (a) 1 (b) 6 (c) 10 (d) 23 

Last Answer : (c)10

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

Output of NAND gate is 0. for three inputs when:

Description : Output of NAND gate is 0. for three inputs when:

Last Answer : Output of NAND gate is 0. for three inputs when: all the inputs are 1

In a PLL, lock occurs when the

Description : In a PLL, lock occurs when the (A) input frequency and the VCO frequency are the same (B) Phase error is 1800 (C) VCO frequency is double the input frequency (D) Phase error is 900

Last Answer : In a PLL, lock occurs when the input frequency and the VCO frequency are the same

The following logic families have their propagation delay. Arrange them from lowest propagation delay to

Description : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

Last Answer : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not

Description : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Last Answer : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is ... (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Which of the following peripherals provide I/O facilities?

Description : Which of the following peripherals provide I/O facilities? i. 8279 ii. 8155 iii. 8259 iv. 8255 (A) i, ii (B) ii, iii (C) iii, iv (D) ii, iv

Last Answer : Which of the following peripherals provide I/O facilities? i. 8279 ii. 8155 iii. 8259 iv. 8255 (A) i, ii (B) ii, iii (C) iii, iv (D) ii, iv

In standard TTL gates, the totem pole output stage is primarily used to

Description : In standard TTL gates, the totem pole output stage is primarily used to (A) increase the noise margin of the gate (B) decrease the output switching delay (C) facilitate a wired OR logic connection (D) increase the output impedance of the circuit

Last Answer : In standard TTL gates, the totem pole output stage is primarily used to decrease the output switching delay

Which of the following is error correcting code?

Description : Which of the following is error correcting code? (A) EBCDIC (B) GRAY (C) Hamming (D) ASCII

Last Answer : Which of the following is error correcting code? (A) EBCDIC (B) GRAY (C) Hamming (D) ASCII

The number of switching functions of 3 variables is

Description : The number of switching functions of 3 variables is (A) 8 (B) 64 (C) 128 (D) 256

Last Answer : The number of switching functions of 3 variables is  8 

No. of flip-flops used in decade counter

Description : No. of flip-flops used in decade counter (a) 3 (b) 2 (c) 4 (d) None of these

Last Answer : 4