doesn’t need a linker to load it and is loaded _ a. Indirectly b. Directly c. Extending d. None of these

doesn’t need a linker to load it and is loaded _

a. Indirectly
b. Directly
c. Extending
d. None of these
by

1 Answer

Answer :

b. Directly
by

Related questions

Itis the task of the __to locate externally defined symbols in programs, load them in to memory by placing their __ of symbols in calling program: a. Loader and name b. Linker and values c. Linker and name d. Loader and values

Description : Itis the task of the __to locate externally defined symbols in programs, load them in to memory by placing their __ of symbols in calling program: a. Loader and name b. Linker and values c. Linker and name d. Loader and values

Last Answer : d. Loader and values

By whom address of external function in the assembly source file supplied by __ when activated: a. Assembler b. Linker c. Machine d. Code

Description : By whom address of external function in the assembly source file supplied by __ when activated: a. Assembler b. Linker c. Machine d. Code

Last Answer : b. Linker

A program that links several programs is called: a. Linker b. Loader c. Translator d. None of these

Description : A program that links several programs is called: a. Linker b. Loader c. Translator d. None of these

Last Answer : a. Linker

address is not assigned by linker. a. Absolute b. Relative c. Botha &b a None of these

Description : address is not assigned by linker. a. Absolute b. Relative c. Botha &b a None of these

Last Answer : a. Absolute

address is provided by linker to modules linked together that starting from. | a. Absolute and 0 b. Relative and 0 c. Relative and 1 d. Relative and 3

Description : address is provided by linker to modules linked together that starting from. | a. Absolute and 0 b. Relative and 0 c. Relative and 1 d. Relative and 3

Last Answer : b. Relative and 0

A linker is also known as: a. Binder b. Linkage editor c. Botha&b d. None of these

Description : A linker is also known as: a. Binder b. Linkage editor c. Botha&b d. None of these

Last Answer : c. Botha&b

Which is addressed by sign extending the 16-bit displacement to 32-bit: a. Memory address b. Effective memory address c. Both a and b d. None of these

Description : Which is addressed by sign extending the 16-bit displacement to 32-bit: a. Memory address b. Effective memory address c. Both a and b d. None of these

Last Answer : b. Effective memory address

Before checking the program for errors in translating code into machine language the high level language code is loaded into __ a. Register b. Memory c. Data d. CPU

Description : Before checking the program for errors in translating code into machine language the high level language code is loaded into __ a. Register b. Memory c. Data d. CPU

Last Answer : b. Memory

When a subroutine is the parameters are loaded onto the stack and SCAL is executed: a. Executed b. Invoked c. Ended d. = Started

Description : When a subroutine is the parameters are loaded onto the stack and SCAL is executed: a. Executed b. Invoked c. Ended d. = Started

Last Answer : b. Invoked

PC can be loaded from. a. BR b. CR c. AR d. TR

Description : PC can be loaded from. a. BR b. CR c. AR d. TR

Last Answer : c. AR

Binary numbers can also be expressed in this same notation by _——_—srrepresentation. a. Floating point b. Binary point c. Decimal point d. All of these

Description : Binary numbers can also be expressed in this same notation by _——_—srrepresentation. a. Floating point b. Binary point c. Decimal point d. All of these

Last Answer : a. Floating point

As the instruction length increases ————_ of instruction addresses in all the instruction is_ a. Implicit inclusion b. Implicit and disadvantageous c. Explicit and disadvantageous d. Explicit and disadvantageous

Description : As the instruction length increases ————_ of instruction addresses in all the instruction is_ a. Implicit inclusion b. Implicit and disadvantageous c. Explicit and disadvantageous d. Explicit and disadvantageous

Last Answer : c. Explicit and disadvantageous

The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

Hamming codes was developed in _ a 1953 b. 1950 c. 1945 d. 1956

Description : Hamming codes was developed in _ a 1953 b. 1950 c. 1945 d. 1956

Last Answer : b. 1950

The maximum clock frequency is _ a. 45 MHZ b. 50 MHZ c. 52 MHZ d. 68 MHZ

Description : The maximum clock frequency is _ a. 45 MHZ b. 50 MHZ c. 52 MHZ d. 68 MHZ

Last Answer : b. 50 MHZ

Information is handled in the computer by _ __ a. Electrical digit b. Electrical component c. Electronic bit d. None of these

Description : Information is handled in the computer by _ __ a. Electrical digit b. Electrical component c. Electronic bit d. None of these

Last Answer : b. Electrical component

The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Description : The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Last Answer : a. MAR

High level language C supports register transfer technique for _ application. a. Executing b. Compiling c. Both d. None

Description : High level language C supports register transfer technique for _ application. a. Executing b. Compiling c. Both d. None

Last Answer : a. Executing

Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Description : Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Last Answer : a. Flip-flop

The memory bus is also referred as _ a. Databus b. Address bus c. Memory bus d. — Allof these

Description : The memory bus is also referred as _ a. Databus b. Address bus c. Memory bus d. — Allof these

Last Answer : a. Databus

In second pass, assembler creates _ in binary format for every instruction in program and then refers to the symbol table to giving every symbol an_ _ relating the segment. a. Code and program b. Program and instruction c. Code and offset d. All of these

Description : In second pass, assembler creates _ in binary format for every instruction in program and then refers to the symbol table to giving every symbol an_ _ relating the segment. a. Code and program b. Program and instruction c. Code and offset d. All of these

Last Answer : c. Code and offset

which of the 2 files are created by the assembler. a. _ List and object file b. Link and object file c. Botha &b d. None of these

Description : which of the 2 files are created by the assembler. a. _ List and object file b. Link and object file c. Botha &b d. None of these

Last Answer : a. _ List and object file

In which code is object file is coded: a. Link code b. Decimal code c. Assembly code d._— Binary code

Description : In which code is object file is coded: a. Link code b. Decimal code c. Assembly code d._— Binary code

Last Answer : d._— Binary code

IBM-360 type language is example which supporting _—___—sJanguage. a. Micro b. Macro c. Botha &b d. None of these

Description : IBM-360 type language is example which supporting _—___—sJanguage. a. Micro b. Macro c. Botha &b d. None of these

Last Answer : b. Macro

shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Description : shave addresses where instructions are stored along with address of working storage: a. _ Relative entities b. Absolute entities c. Botha &b d. None of these

Last Answer : a. _ Relative entities

A module contains machine code with specification on_ _ a. Relative addresses b. Absolute addresses c. Object program d. None of these

Description : A module contains machine code with specification on_ _ a. Relative addresses b. Absolute addresses c. Object program d. None of these

Last Answer : a. Relative addresses

<Increment> is the__ _ value of variable which will be added every time: a. Increment b. Decrement c. Expanding d. None of these

Description : is the__ _ value of variable which will be added every time: a. Increment b. Decrement c. Expanding d. None of these

Last Answer : a. Increment

function is used to transfer the control to end of a program which uses one argument( ) and takes value is zero for_ __ termination and non-zero for _termination: a. _ Exit( ) normal, abnormal b. Break, normal, abnormal Botha & b None of these

Description : function is used to transfer the control to end of a program which uses one argument( ) and takes value is zero for_ __ termination and non-zero for _termination: a. _ Exit( ) normal, abnormal b. Break, normal, abnormal Botha & b None of these

Last Answer : a. _ Exit( ) normal, abnormal

Testing helpstoensure_——_—of the program for use within a system. a. Quality, accuracy and except b. Quality, accuracy and acceptance c. Design, assurance and acceptance d. Quality, accuracy and development

Description : Testing helpstoensure_——_—of the program for use within a system. a. Quality, accuracy and except b. Quality, accuracy and acceptance c. Design, assurance and acceptance d. Quality, accuracy and development

Last Answer : b. Quality, accuracy and acceptance

The compiler _ translate a program code with any syntax error: a. Can b. Cannot c. Without d. None of these

Description : The compiler _ translate a program code with any syntax error: a. Can b. Cannot c. Without d. None of these

Last Answer : b. Cannot

When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non executable, pointer and subroutine b. Executable, Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Description : When subroutine is called contents of program counter is location address of __ instruction following call instruction is stored on _ __and program execution is transferred to __ address. a. Non ... , Stack and Main program Cc. Executable, Queue and Subroutine d. Executable, Stack and Subroutine

Last Answer : d. Executable, Stack and Subroutine

subroutines are invoked by using their___ _ ina subroutine call statement and replacing formal parameters with__ __ parameters: a. Identifier and formal b. Identifier and actual c. Expression and arguments d. None of these

Description : subroutines are invoked by using their___ _ ina subroutine call statement and replacing formal parameters with__ __ parameters: a. Identifier and formal b. Identifier and actual c. Expression and arguments d. None of these

Last Answer : b. Identifier and actual

Subroutine is called _ a. In Same program b. Inexternal program co Botha&b d. None of these

Description : Subroutine is called _ a. In Same program b. Inexternal program co Botha&b d. None of these

Last Answer : co Botha&b

By defining the _ __ register as last in first out stack the sequence can handle nested subroutines: a. S b. J ce. R d. T

Description : By defining the _ __ register as last in first out stack the sequence can handle nested subroutines: a. S b. J ce. R d. T

Last Answer : ce. R

The front panel display provides lights as green LED represent sand red LED represent _ for device programmer who writes input/output basic: a. Busy and Error b. Error and Busy c. Busy and Busy d. Error and Error

Description : The front panel display provides lights as green LED represent sand red LED represent _ for device programmer who writes input/output basic: a. Busy and Error b. Error and Busy c. Busy and Busy d. Error and Error

Last Answer : a. Busy and Error

Compared to hardware, firmware is _ __to design micro programmed organization: a. Difficult b. Easier c. Both a& b d. None of these

Description : Compared to hardware, firmware is _ __to design micro programmed organization: a. Difficult b. Easier c. Both a& b d. None of these

Last Answer : b. Easier

One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Description : One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Last Answer : c. Control unit

The function of these microinstructions is to issue the micro orders to_ _ a. CPU b. Memory c. Register d. Accumulator

Description : The function of these microinstructions is to issue the micro orders to_ _ a. CPU b. Memory c. Register d. Accumulator

Last Answer : a. CPU

Microcodes are stored as firmware in _ a. Memory chips b. Registers c. accumulators d. none of these

Description : Microcodes are stored as firmware in _ a. Memory chips b. Registers c. accumulators d. none of these

Last Answer : a. Memory chips

During program execution content of main memory undergo changes and, but control memory has _ microprogram: a. Static b. Dynamic c. Compile time d. Fixed

Description : During program execution content of main memory undergo changes and, but control memory has _ microprogram: a. Static b. Dynamic c. Compile time d. Fixed

Last Answer : d. Fixed

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

In register stack a stack can be organized bya____——_—s number of register. a. Infinite number b. Finite number c. Both d. None

Description : In register stack a stack can be organized bya____——_—s number of register. a. Infinite number b. Finite number c. Both d. None

Last Answer : b. Finite number

RPN stands for. a. _ Reverse polish notation b. Read polish notation c. Random polish notation d. None of these

Description : RPN stands for. a. _ Reverse polish notation b. Read polish notation c. Random polish notation d. None of these

Last Answer : a. _ Reverse polish notation

In instruction formats instruction is represent by a___ _ of bits: a. Sequence b. Parallel c. Both d. None

Description : In instruction formats instruction is represent by a___ _ of bits: a. Sequence b. Parallel c. Both d. None

Last Answer : a. Sequence

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

Which of the following statement(s) regarding a linker software is/are true? I. A function of a linker is to combine several object modules into a single load module. II. A function of a linker is to replace absolute references in an object module by symbolic references to locations in other modules. (1) Only I (2) Only II (3) Both I and II (4) Neither I nor Il

Description : Which of the following statement(s) regarding a linker software is/are true? I. A function of a linker is to combine several object modules into a single load module. II. A function of a linker is to replace absolute ... modules. (1) Only I (2) Only II (3) Both I and II (4) Neither I nor Il

Last Answer : Answer: 1

Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Description : Full form of PLA in CU: a. Progrmmable Logic Array b. Programs Load Array c. Programmable Logic Accumulator d. all of these

Last Answer : a. Progrmmable Logic Array

Is it possible to live healthily on a diet that is not directly or indirectly connected to the harm of living beings?

Description : Is it possible to live healthily on a diet that is not directly or indirectly connected to the harm of living beings?

Last Answer : Many plants make their seeds and die. So we can use all the seeds and use nuts. Root vegetables make themselves and die so we can use all root vegetables. Legumes also grow their seed pods ... pick some without killing the plant and all the cabbagy plants that die after they make their vegetable.

Even if among friends, how does joking about anything gay affect those directly or indirectly involved in the joke?

Description : Even if among friends, how does joking about anything gay affect those directly or indirectly involved in the joke?

Last Answer : It really depends on the intent behind the joke - mean spirited or bigoted comments are usually very recognizable. Otherwise, I'm just a guilty as the next person for joking about stereotypes. It's definitely ... continue in the same vein, then that's not someone that I'm going to hang out with.