Which one of the following is not an addressing mode? (A) Register indirect (B) Auto increment (C) Relative indexed (D) Immediate operand

Which one of the following is not an addressing mode? (A) Register indirect (B) Auto increment (C) Relative indexed (D) Immediate operand
by

1 Answer

Answer :

(C) Relative indexed
by

Related questions

In which mode the main memory location holds the EA of the operand: a. Immediate addressing b. Direct addressing c. Register addressing d. Indirect addressing

Description : In which mode the main memory location holds the EA of the operand: a. Immediate addressing b. Direct addressing c. Register addressing d. Indirect addressing

Last Answer : d. Indirect addressing

The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Description : The ............... addressing mode is similar to register indirect addressing mode, except that an offset is added to the contents of the register. The offset and register are specified in the instruction. (A) Base indexed (B) Base indexed plus displacement (C) Indexed (D) Displacement

Last Answer : (D) Displacement

The advantage of ............... is that it can reference memory without paying the price of having a full memory address in the instruction. (A) Direct addressing (B) Indexed addressing (C) Register addressing (D) Register Indirect addressing

Description : The advantage of ............... is that it can reference memory without paying the price of having a full memory address in the instruction. (A) Direct addressing (B) Indexed addressing (C) Register addressing (D) Register Indirect addressing

Last Answer : (D) Register Indirect addressing

In which addressing mode the operand is given explicitly in the instruction? A. Absolute B. Immediate C. Indirect D. Direct

Description : In which addressing mode the operand is given explicitly in the instruction? A. Absolute B. Immediate C. Indirect D. Direct

Last Answer : B. Immediate

In which addressing the simplest addressing mode where an operand is fetched from memory is a. Immediate addressing b. Direct addressing c. Register addressing d. None of these

Description : In which addressing the simplest addressing mode where an operand is fetched from memory is a. Immediate addressing b. Direct addressing c. Register addressing d. None of these

Last Answer : b. Direct addressing

Which addressing mode is most suitable to change the normal sequence of execution of instructions? A. Immediate B. Indirect C. Relative D. None of the Above

Description : Which addressing mode is most suitable to change the normal sequence of execution of instructions? A. Immediate B. Indirect C. Relative D. None of the Above

Last Answer : C. Relative

In which addressing the operand is actually present in instruction: a. Immediate addressing b. Direct addressing 9 Register addressing a None of these

Description : In which addressing the operand is actually present in instruction: a. Immediate addressing b. Direct addressing 9 Register addressing a None of these

Last Answer : a. Immediate addressing

In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

Distinguish between auto increment and auto decrement addressing mode?

Description : Distinguish between auto increment and auto decrement addressing mode?

Last Answer : The Effective Address of the operand is the contents of a register in the instruction. After accessing the operand, the contents of this register is automatically incremented. The Effective Address of ... contents of this register is automatically decremented to point to the next item in the list.

The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Description : The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Last Answer : e. all of the above

The final addressing mode that we consider is a. Immediate addressing b. Direct addressing c. Register addressing d. Stack addressing

Description : The final addressing mode that we consider is a. Immediate addressing b. Direct addressing c. Register addressing d. Stack addressing

Last Answer : d. Stack addressing

Which addressing offset can be the content of PC and also can be negative: a. Relative addressing b. Immediate addressing c. Direct addressing d. Register addressing

Description : Which addressing offset can be the content of PC and also can be negative: a. Relative addressing b. Immediate addressing c. Direct addressing d. Register addressing

Last Answer : a. Relative addressing

The addressing mode which makes use of in-direction pointers is ______ A. Offset addressing mode B. Relative addressing mode C. Indirect addressing mode D. None of the Above

Description : The addressing mode which makes use of in-direction pointers is ______ A. Offset addressing mode B. Relative addressing mode C. Indirect addressing mode D. None of the Above

Last Answer : C. Indirect addressing mode

Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Description : Content of the program counter is added to the address part of the instruction in order to obtain the effective address is called_______ A. relative address mode. B. index addressing mode. C. register mode. D. implied mode.

Last Answer : A. relative address mode.

Which addressing is an extremely influential way of addressing: a. Displacement addressing b. Immediate addressing 9 Direct addressing a Register addressing

Description : Which addressing is an extremely influential way of addressing: a. Displacement addressing b. Immediate addressing 9 Direct addressing a Register addressing

Last Answer : a. Displacement addressing

In post-indexing the contents of the address field are used to access a memory location containing a___ address: Immediate addressing Direct addressing Register addressing ao | None of these

Description : In post-indexing the contents of the address field are used to access a memory location containing a___ address: Immediate addressing Direct addressing Register addressing ao | None of these

Last Answer : Direct addressing

List out any two instructions of following addressing modes: (i) Immediate addressing. (ii) Register addressing.

Description : List out any two instructions of following addressing modes: (i) Immediate addressing. (ii) Register addressing.

Last Answer : (i) Immediate addressing instructions: 1. MOV A, #36H 2. MOV DPTR, #27A2H (ii) Register addressing. 1. MOV A, R0 2. MOV R7, A

In 8085, which of the following performs: load register pair immediate operation? (1) LDAX rp (2) LHLD addr (3) LXI rp, data (4) INX rp

Description : In 8085, which of the following performs: load register pair immediate operation? (1) LDAX rp (2) LHLD addr (3) LXI rp, data (4) INX rp

Last Answer : Answer: 3

Brief about relative addressing mode with an example?

Description : Brief about relative addressing mode with an example?

Last Answer : It is same as index mode. The difference is, instead of general purpose register, here we can use program counter(PC). Relative Mode: The Effective Address is determined by the Index mode using the PC in ... if the branch condition is satisfied. Syntax of Relative Addressing mode is: X(PC) EA=[PC]+X

Which of the following storage classes have global visibility in C/C++? (1) Auto (2) Extern (3) Static (4) Register

Description : Which of the following storage classes have global visibility in C/C++? (1) Auto (2) Extern (3) Static (4) Register

Last Answer : Answer: 2

Write an example for immediate operand.

Description : Write an example for immediate operand.

Last Answer : The quick add instruction with one constant operand is called add immediate or addi.To add 4 to register $s3, we just writeaddi $s3,$s3,4 # $s3 = $s3 + 4.

The two basic types of record access methods are: A) Sequential and random B) Sequential and indexed C) Direct and immediate D) Online and real time

Description : The two basic types of record access methods are: A) Sequential and random B) Sequential and indexed C) Direct and immediate D) Online and real time

Last Answer : Answer : A

The two basic types of record-access methods are a. Sequential and random b. Sequential and indexed c. Direct and immediate d. On-line and real time

Description : The two basic types of record-access methods are a. Sequential and random b. Sequential and indexed c. Direct and immediate d. On-line and real time

Last Answer : Sequential and random

The two basic types of record-access methods are a. Sequential and random b. Sequential and indexed c. Direct and immediate d. On-line and real time

Description : The two basic types of record-access methods are a. Sequential and random b. Sequential and indexed c. Direct and immediate d. On-line and real time

Last Answer : a. Sequential and random

State true or false. i) comparisons precede logical operations in java ii) assignment operations succeed increment operations iii) arithmetic operations succeed comparisons iv) x precede + A) i-true, ii-true, iii-false, iv-true B) i-true, ii-false, iii-true, iv-false C) i-false, ii-true, iii-false, iv-false D) i-true, ii-false, iii-false, iv-true

Description : State true or false. i) comparisons precede logical operations in java ii) assignment operations succeed increment operations iii) arithmetic operations succeed comparisons iv) x precede + A) i-true, ii-true, iii-false, ... false, ii-true, iii-false, iv-false D) i-true, ii-false, iii-false, iv-true

Last Answer : A) i-true, ii-true, iii-false, iv-true

In Java variables, if first increment of the variable takes place and then the assignment occurs. This operation is also called ............................. . A) pre increment B) post increment C) incrementation D) pre incrementation

Description : In Java variables, if first increment of the variable takes place and then the assignment occurs. This operation is also called ............................. . A) pre increment B) post increment C) incrementation D) pre incrementation

Last Answer : A) pre increment

Refer the points as listed below: (a) What are the operator precedence rules ? (b) What are the operator associativity rules ? (c) What is the order of operand evaluation ? (d) Are there restrictions on operand evaluation side effects ? Which of the above must be considered as primary design issues for arithmetic expressions ? (A) (a), (b) and (c) (B) (a), (c) and (d) (C) (a), (b) and (d) (D) (a), (b), (c) and (d)

Description : Refer the points as listed below: (a) What are the operator precedence rules ? (b) What are the operator associativity rules ? (c) What is the order of operand evaluation ? (d) Are there restrictions on operand evaluation side effects ? ... (d) (C) (a), (b) and (d) (D) (a), (b), (c) and (d)

Last Answer : (D) (a), (b), (c) and (d)

The compiler converts all operands upto the type of the largest operand is called (A) Type Promotion (B) Type Evaluation (C) Type Conversion (D) Type Declaration

Description : The compiler converts all operands upto the type of the largest operand is called (A) Type Promotion (B) Type Evaluation (C) Type Conversion (D) Type Declaration

Last Answer : (A) Type Promotion 

In the indexed scheme of blocks to a file, the maximum possible size of the file depends on: (A) The number of blocks used for index, and the size of index (B) Size of Blocks and size of Address (C) Size of Index (D) Size of Block

Description : In the indexed scheme of blocks to a file, the maximum possible size of the file depends on: (A) The number of blocks used for index, and the size of index (B) Size of Blocks and size of Address (C) Size of Index (D) Size of Block

Last Answer : (A) The number of blocks used for index, and the size of index

A basic instruction that can be interpreted by computer generally has ________ A. An operand and an address B. decoder and an accumulator C. Sequence register and decoder D. None of the Above

Description : A basic instruction that can be interpreted by computer generally has ________ A. An operand and an address B. decoder and an accumulator C. Sequence register and decoder D. None of the Above

Last Answer : A. An operand and an address

In India, which is a comprehensive anti-discrimination law addressing all aspects of direct and indirect discrimination against women? a) Sexual Harassment of Women at Workplace (Prevention, Prohibition and Redressal) Act b) There is no such law c) National Commission for Women Act d) Protection of Women from Domestic Violence Act

Description : In India, which is a comprehensive anti-discrimination law addressing all aspects of direct and indirect discrimination against women? a) Sexual Harassment of Women at Workplace (Prevention, Prohibition ... law c) National Commission for Women Act d) Protection of Women from Domestic Violence Act 

Last Answer : b) There is no such law

In classful addressing, the IP address 190.255.254.254 belongs to (A) Class A (B) Class B (C) Class C (D) Class D

Description : In classful addressing, the IP address 190.255.254.254 belongs to (A) Class A (B) Class B (C) Class C (D) Class D

Last Answer : (B) Class B

In a classful addressing, first four bits in Class A IP address is (A) 1010 (B) 1100 (C) 1011 (D) 1110

Description : In a classful addressing, first four bits in Class A IP address is (A) 1010 (B) 1100 (C) 1011 (D) 1110

Last Answer : Answer: A,B,C,D

Which of the following is/are restriction(s) in classless addressing ? (A) The number of addresses needs to be a power of 2. (B) The mask needs to be included in the address to define the block. (C) The starting address must be divisible by the number of addresses in the block. (D) All of the above

Description : Which of the following is/are restriction(s) in classless addressing ? (A) The number of addresses needs to be a power of 2. (B) The mask needs to be included in the address to define the block. (C) The starting address must be divisible by the number of addresses in the block. (D) All of the above

Last Answer : (D) All of the above

In a classful addressing, the IP addresses with 0 (zero) as network number: (A) refers to the current network (B) refers to broadcast on the local network (C) refers to broadcast on a distant network (D) refers to loopback testing

Description : In a classful addressing, the IP addresses with 0 (zero) as network number: (A) refers to the current network (B) refers to broadcast on the local network (C) refers to broadcast on a distant network (D) refers to loopback testing

Last Answer : (A) refers to the current network

What instruction performs Compare immediate to indirect and jump if not equal. a) CJNE A, #data, rel b) CJNE Rn, #data, rel c) CJNE @ Ri, #data, rel d) CJNE A, data, rel

Description : What instruction performs Compare immediate to indirect and jump if not equal. a) CJNE A, #data, rel b) CJNE Rn, #data, rel c) CJNE @ Ri, #data, rel d) CJNE A, data, rel

Last Answer : b) CJNE Rn, #data, rel

The external environment factor that includes: Factors that have a less immediate effect on a business such as the nation's rate of inflation or recession, unemployment rate, or standard of living, is (a) Political factors ; (b) Sociological factors ; (c) Indirect economic factors ; (d) Direct economic factors

Description : The external environment factor that includes: Factors that have a less immediate effect on a business such as the nation's rate of inflation or recession, unemployment rate, or standard of living, is ... ; (b) Sociological factors ; (c) Indirect economic factors ; (d) Direct economic factors

Last Answer : ; (c) Indirect economic factors ;

Education is a ___________ inference. A) Indirect B) Absurd C) Mediate D) Immediate.

Description : Education is a ___________ inference. A) Indirect B) Absurd C) Mediate D) Immediate. 

Last Answer : D) Immediate. 

Opposition is a ___________ inference. A) Indirect B) Absurd C) Mediate D) Immediate.

Description : Opposition is a ___________ inference. A) Indirect B) Absurd C) Mediate D) Immediate.

Last Answer :  D) Immediate. 

By using ................... you can force immediate termination of a loop, by passing the conditional expression and any remaining code in the body of the loop. A) Break B) Continue C) Terminate D) Loop Close

Description : By using ................... you can force immediate termination of a loop, by passing the conditional expression and any remaining code in the body of the loop. A) Break B) Continue C) Terminate D) Loop Close

Last Answer : A) Break

A UNIX file system has 1 KB block size and 4-byte disk addresses. What is the maximum file size if the inode contains ten direct block entries, one single indirect block entry, one double indirect block entry and one triple indirect block entry? (A) 30 GB (B) 64 GB (C) 16 GB (D) 1 GB

Description : A UNIX file system has 1 KB block size and 4-byte disk addresses. What is the maximum file size if the inode contains ten direct block entries, one single indirect block entry, one double indirect block entry and one triple indirect block entry? (A) 30 GB (B) 64 GB (C) 16 GB (D) 1 GB

Last Answer : (C) 16 GB

A unix file system has 1-KB blocks and 4-byte disk addresses. What is the maximum file size if i-nodes contain 10 direct entries and one single, double and triple indirect entry each? (A) 32 GB (B) 64 GB (C) 16 GB (D) 1 GB

Description : A unix file system has 1-KB blocks and 4-byte disk addresses. What is the maximum file size if i-nodes contain 10 direct entries and one single, double and triple indirect entry each? (A) 32 GB (B) 64 GB (C) 16 GB (D) 1 GB

Last Answer : (C) 16 GB

System calls are usually invoked by using: (A) A privileged instruction (B) An indirect jump (C) A software interrupt (D) Polling

Description : System calls are usually invoked by using: (A) A privileged instruction (B) An indirect jump (C) A software interrupt (D) Polling

Last Answer : (C) A software interrupt

___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Description : ___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Last Answer : a. Stack

What addressing mode is used in the instruction RET?

Description : What addressing mode is used in the instruction RET?  (a) Direct (b) Immediate (c) Implicit (d) Register-indirect

Last Answer : What addressing mode is used in the instruction RET?  (a) Direct (b) Immediate (c) Implicit (d) Register-indirect

Debugger is a program that (A) allows to examine and modify the contents of registers (B) does not allow execution of a segment of program (C) allows to set breakpoints, execute a segment of program and display contents of register (D) All of the above

Description : Debugger is a program that (A) allows to examine and modify the contents of registers (B) does not allow execution of a segment of program (C) allows to set breakpoints, execute a segment of program and display contents of register (D) All of the above

Last Answer : (C) allows to set breakpoints, execute a segment of program and display contents of register

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions? Mov al, 15 Mov ah, 15 Xor al, al Mov cl, 3 Shr ax, cl Codes: (A) 0F00 h (B) 0F0F h (C) 01E0 h (D) FFFF h

Description : What will be the hexadecimal value in the register ax (32-bit) after executing the following instructions? Mov al, 15 Mov ah, 15 Xor al, al Mov cl, 3 Shr ax, cl Codes: (A) 0F00 h (B) 0F0F h (C) 01E0 h (D) FFFF h

Last Answer : (C) 01E0 h

The Register that stores all interrupt requests is: (A) Interrupt mask register (B) Interrupt service register (C) Interrupt request register (D) Status register

Description : The Register that stores all interrupt requests is: (A) Interrupt mask register (B) Interrupt service register (C) Interrupt request register (D) Status register

Last Answer : (C) Interrupt request register