Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Pentium Pro can address _____ of memory:
a. 4 GB
b. 128 GB
c. 256 GB
d. 512 GB
by

1 Answer

Answer :

a. 4 GB
by

Related questions

The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Description : The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Last Answer : b. 32

.In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Description : .In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Last Answer : b) 512

How much space will be required to store the bit map of a 1.3 GB disk with 512 bytes block size ? (A) 332.8 KB (B) 83.6 KB (C) 266.2 KB (D) 256.6 KB

Description : How much space will be required to store the bit map of a 1.3 GB disk with 512 bytes block size ? (A) 332.8 KB (B) 83.6 KB (C) 266.2 KB (D) 256.6 KB

Last Answer : (A) 332.8 KB

What do the following numbers have in sequence - 512-256-128-64?

Description : What do the following numbers have in sequence - 512-256-128-64?

Last Answer : It is a geometric progression with common ratio 0.5

What is the number of levels required in a PCM system with S/N ratio of 40 dB? A. 64 B. 128 C. 256 D. 512

Description : What is the number of levels required in a PCM system with S/N ratio of 40 dB? A. 64 B. 128 C. 256 D. 512

Last Answer : B. 128

Find the work done in an inductor of 4H when a current 8A is passed through it? a) 256 b) 128 c) 64 d) 512

Description : Find the work done in an inductor of 4H when a current 8A is passed through it? a) 256 b) 128 c) 64 d) 512

Last Answer : b) 128

What is the minimum bandwidth required for broadband connection: a) 128 kbps b) 256 kbps c) 512 kbps d) None of These

Description : What is the minimum bandwidth required for broadband connection: a) 128 kbps b) 256 kbps c) 512 kbps d) None of These

Last Answer : b) 256 kbps

a zero-order reaction for every 10° rise of temperature, the rate is doubled. If the temperature is increased from 10°C to 100°C, the rate of the reaction will become: (1) 128 times (2) 256 times (3) 512 times (4) 64 times

Description : a zero-order reaction for every 10° rise of temperature, the rate is doubled. If the temperature is increased from 10°C to 100°C, the rate of the reaction will become: (1) 128 times (2) 256 times (3) 512 times (4) 64 times

Last Answer : 512times

2. In a zero-order reaction for every 10° rise of temperature, the rate is doubled. If the temperature is increased from 10°C to 100°C, the rate of the reaction will become: (1) 128 times (2) 256 times (3) 512 times (4) 64 times

Description : 2. In a zero-order reaction for every 10° rise of temperature, the rate is doubled. If the temperature is increased from 10°C to 100°C, the rate of the reaction will become: (1) 128 times (2) 256 times (3) 512 times (4) 64 times

Last Answer : 256 times

The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Description : The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Last Answer : a) 8 byte, on-chip 128 byte RAM.

Which is the professional or Business version of Intel Processors: a. Pentium II b. Pentium Pro c. Pentium MMX d. Pentium Xeon

Description : Which is the professional or Business version of Intel Processors: a. Pentium II b. Pentium Pro c. Pentium MMX d. Pentium Xeon

Last Answer : d. Pentium Xeon

Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Description : Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Last Answer : c. Both L1 & L2

A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

The first processor to include Virtual memory in the Intel microprocessor familywas: a.)80286 b.)80386c.)80486d.)Pentium

Description : The first processor to include Virtual memory in the Intel microprocessor familywas: a.)80286 b.)80386c.)80486d.)Pentium

Last Answer : a.)80286

A UDP datagram of _____ bytes is acceptable to all implementations A. 516 B. 1024 C. 256 D. 512

Description : A UDP datagram of _____ bytes is acceptable to all implementations A. 516 B. 1024 C. 256 D. 512

Last Answer : A. 516

What is size of the IPv6 Address? A. 32 bits B. 64 bits C. 128 bits D. 256 bits

Description : What is size of the IPv6 Address? A. 32 bits B. 64 bits C. 128 bits D. 256 bits

Last Answer : C. 128 bits 

What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Description : What generation chip is the Pentium 4 for the Intel central processing units? A. Seventh generation B.Eighth generation

Last Answer : A. Seventh generation

bit Microprocessor __________ a) Intel 4040 b) Pentium – I c) 8088 d) Motorala MC-6801

Description : bit Microprocessor __________ a) Intel 4040 b) Pentium – I c) 8088 d) Motorala MC-6801

Last Answer : d) Motorala MC-6801

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

The midrange frequency range of sound is from A. 256 to 2048 Hz B. 2048 to 4096 Hz C. 512 to 2048 Hz D. 16 to 64 Hz

Description : The midrange frequency range of sound is from A. 256 to 2048 Hz B. 2048 to 4096 Hz C. 512 to 2048 Hz D. 16 to 64 Hz

Last Answer : A. 256 to 2048 Hz

The rate of a chemical reaction is almost doubled for every 10°C rise in temperature. The rate will increase __________ times, if the temperature rises from 10 to 100°C. (A) 256 (B) 512 (C) 112 (D) 612

Description : The rate of a chemical reaction is almost doubled for every 10°C rise in temperature. The rate will increase __________ times, if the temperature rises from 10 to 100°C. (A) 256 (B) 512 (C) 112 (D) 612

Last Answer : (B) 512

First Highest Capacity 512 GB microSD Card?

Description : First Highest Capacity 512 GB microSD Card?

Last Answer : A new SanDisk product can make your jaw drop. The company announced this week a new SD card capable of storing 512 GB of information. The amount is much larger than several HDs that are part of computers (it's ... of the new 512 GB card is the same as that of a 512 MB card released a decade ago.

What should be the minimum capacity of the RAM for multimedia? (a) 32 MB (b) 64 MB (c) 128 MB (d) 512 MB -Technology

Description : What should be the minimum capacity of the RAM for multimedia? (a) 32 MB (b) 64 MB (c) 128 MB (d) 512 MB -Technology

Last Answer : (b) Atleast 64 MB RAM is needed for multimedia.

A memory management system has 64 pages with 512 bytes page size. Physical memory consists of 32 page frames. Number of bits required in logical and physical address are respectively: (1) 14 and 15 (2) 14 and 29 (3) 15 and 14 (4) 16 and 32

Description : A memory management system has 64 pages with 512 bytes page size. Physical memory consists of 32 page frames. Number of bits required in logical and physical address are respectively: (1) 14 and 15 (2) 14 and 29 (3) 15 and 14 (4) 16 and 32

Last Answer : (3) 15 and 14

A typical personal computer used for business purposes would have… of RAM. a. 4 KB b. 16 K c. 64 K d. 256 K

Description : A typical personal computer used for business purposes would have… of RAM. a. 4 KB b. 16 K c. 64 K d. 256 K

Last Answer : d. 256 K

EBCDIC can code up to how many different characters? a. 256 b. 16 c. 32 d. 64

Description : EBCDIC can code up to how many different characters? a. 256 b. 16 c. 32 d. 64

Last Answer : a. 256

Using 12 binary digits how many unique house addresses would be possible: a. 28=256 b. 212=4096 c. 216=65536 d. None of these

Description : Using 12 binary digits how many unique house addresses would be possible: a. 28=256 b. 212=4096 c. 216=65536 d. None of these

Last Answer : b. 212=4096

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

The capacity of 3.5 inch floppy disk is a. 1.40 MB b. 1.44 GB c. 1.40 GB d. 1.44 MB

Description : The capacity of 3.5 inch floppy disk is a. 1.40 MB b. 1.44 GB c. 1.40 GB d. 1.44 MB

Last Answer : a. 1.40 MB

ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Description : ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Last Answer : c) 7H

Acer Aspire V Nitro 7-591G-589U - Core i5 2.9 GHz - 15.6 '' - 8 GB RAM - 256 GB HDD rozjedu doom 4?

Description : Acer Aspire V Nitro 7-591G-589U - Core i5 2.9 GHz - 15.6 '' - 8 GB RAM - 256 GB HDD

Last Answer : Need Answer

What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Description : What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Last Answer : A. 256 msec

How many hostsare attached to eachof the local area networks at your site? A. 128 B. 254 C. 256 D. 64 E. None of the above

Description : How many hostsare attached to eachof the local area networks at your site? A. 128 B. 254 C. 256 D. 64 E. None of the above

Last Answer : 254

256 128 ? 192 96 240 80 a) 64 b) 156 c) 96 d) 128 e) 176

Description : 256 128 ? 192 96 240 80 a) 64 b) 156 c) 96 d) 128 e) 176

Last Answer : The series is ×0.5, ÷1, ×1.5, ÷2, ×2.5.... Answer: d)

Suppose a digitized voice channel is made by digitizing 8 kHz bandwidth analog voice signal. It is required to sample the signal at twice the highest frequency (two samples per hertz). What is the bit rate required, if it is assumed that each sample requires 8 bits? (A) 32 kbps (B) 64 kbps (C) 128 kbps (D) 256 kbps

Description : Suppose a digitized voice channel is made by digitizing 8 kHz bandwidth analog voice signal. It is required to sample the signal at twice the highest frequency (two samples per hertz). What is the bit rate required, if it ... sample requires 8 bits? (A) 32 kbps (B) 64 kbps (C) 128 kbps (D) 256 kbps

Last Answer : (C) 128 kbps

In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Description : In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Last Answer : c) SM2 , 9DH

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

Last Answer : d. Program Register

If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Description : If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Last Answer : c. halves

For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

Registers, which are partially visible to users and used to hold conditional, are known as a. PC b. Memory address registers c. General purpose register d. Flags

Description : Registers, which are partially visible to users and used to hold conditional, are known as a. PC b. Memory address registers c. General purpose register d. Flags

Last Answer : c. General purpose register

How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : d. Program counter

Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Last Answer : c. Instruction registers

A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Description : A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Last Answer : b. Address bus

A memory that is capable of determining whether a given datum is contained in one of its address is a. ROM b. PROM c. CAM d. RAM

Description : A memory that is capable of determining whether a given datum is contained in one of its address is a. ROM b. PROM c. CAM d. RAM

Last Answer : c. CAM

A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register