The fetch-execute cycle is to use a system know as: a. Assembly line b. Pipelining c. Cache d. None of these

The fetch-execute cycle is to use a system know as:
a. Assembly line
b. Pipelining
c. Cache
d. None of these
by

1 Answer

Answer :

b. Pipelining
by

Related questions

Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Description : Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Last Answer : a. The fetch-execute cycle and pipelining

How can we make computers work faster? a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Description : How can we make computers work faster? a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Last Answer : a. The fetch-execute cycle and pipelining

The necessary steps carried out to perform the operation of accessing either memory or I/O Device, constitute a ___________________ a) fetch operation b) execute operation c) machine cycle

Description : The necessary steps carried out to perform the operation of accessing either memory or I/O Device, constitute a ___________________ a) fetch operation b) execute operation c) machine cycle

Last Answer : c) machine cycle

The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Description : The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Last Answer : c. Throughput

Pipeline implement a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of abve

Description : Pipeline implement a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of abve

Last Answer : f. all of abve

The act of acquiring an instruction is referred as the____ the instruction: a. Fetching b. Fetch cycle c. Both a and b d. None of these

Description : The act of acquiring an instruction is referred as the____ the instruction: a. Fetching b. Fetch cycle c. Both a and b d. None of these

Last Answer : a. Fetching

In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require

Description : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Last Answer : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

How do the contents of the MAR and MDR registers changes during the fetch decode execute cycle?

Description : How do the contents of the MAR and MDR registers changes during the fetch decode execute cycle?

Last Answer : Need answer

__is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Description : __is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Last Answer : d. Instruction cycle

Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Description : Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Last Answer : b. Instruction cycle

Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Description : In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Last Answer : b)Coprocessor is interfaced in MIN mode

If ______input pin of 80386 if activated, allows address pipelining during 80386 bus cycles. a) BS16 b) NA c) PEREQ d) ADS

Description : If ______input pin of 80386 if activated, allows address pipelining during 80386 bus cycles. a) BS16 b) NA c) PEREQ d) ADS

Last Answer : a) BS16

Define pipelining.

Description : Define pipelining.

Last Answer : Pipelining: Process of fetching the next instruction while the current instruction is executing is called pipelining which will reduce the execution time.

Pipelining improves performance by: (A) decreasing instruction latency (B) eliminating data hazards (C) exploiting instruction level parallelism (D) decreasing the cache miss rate

Description : Pipelining improves performance by: (A) decreasing instruction latency (B) eliminating data hazards (C) exploiting instruction level parallelism (D) decreasing the cache miss rate

Last Answer : (C) exploiting instruction level parallelism

Steps involved to fetch a byte in 8085

Description : Steps involved to fetch a byte in 8085

Last Answer : i. The PC places the 16-bit memory address on the address bus ii. The control unit sends the control signal RD to enable the memory chip iii. The byte from ... byte is placed in the instruction decoder of the microprocessor and the task is carried out according to the instruction

The secondary storage devices can only store data but they cannot perform a. Arithmetic Operation b. Logic operation c. Fetch operations d. Either of the above

Description : The secondary storage devices can only store data but they cannot perform a. Arithmetic Operation b. Logic operation c. Fetch operations d. Either of the above

Last Answer : d. Either of the above

To locate a data item for storage is a. Field b. Feed c. Database d. Fetch

Description : To locate a data item for storage is a. Field b. Feed c. Database d. Fetch

Last Answer : d. Fetch

_is the step during which a new instruction is read from the memory: a Decode b. Fetch c. Execute d. None of these

Description : _is the step during which a new instruction is read from the memory: a Decode b. Fetch c. Execute d. None of these

Last Answer : b. Fetch

A computer executes programs in the sequence of : (1) Execute, Fetch, Decode (2) Store, Fetch, Execute (3) Fetch, Decode, Execute (4) Decode, Fetch, Execute

Description : A computer executes programs in the sequence of : (1) Execute, Fetch, Decode (2) Store, Fetch, Execute (3) Fetch, Decode, Execute (4) Decode, Fetch, Execute

Last Answer : Fetch, Decode, Execute

The language that the computer can understand and execute is called a. Machine language b. Application software c. System program d. All of above

Description : The language that the computer can understand and execute is called a. Machine language b. Application software c. System program d. All of above

Last Answer : a. Machine language

___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Description : ___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Last Answer : b. Cache memory

A microporgram is sequencer perform the operation a. read b. write c. execute d. read and write e. read and execute

Description : A microporgram is sequencer perform the operation a. read b. write c. execute d. read and write e. read and execute

Last Answer : e. read and execute

L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Description : L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : b. On Mother Board

L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Description : L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : a. On Processor

Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Description : Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Last Answer : c. Both L1 & L2

Which of the following memories has the shortest access times? a. Cache memory b. Magnetic bubble memory c. Magnetic core memory d. RAM

Description : Which of the following memories has the shortest access times? a. Cache memory b. Magnetic bubble memory c. Magnetic core memory d. RAM

Last Answer : a. Cache memory

The ALU of a computer responds to the commands coming from a. Primary memory b. Control section c. External memory d. Cache memory

Description : The ALU of a computer responds to the commands coming from a. Primary memory b. Control section c. External memory d. Cache memory

Last Answer : b. Control section

A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Description : A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Last Answer : c. Main memory

Which Bus connects CPU & level 2 cache: a. Rear side bus b. Front side bus c. Memory side bus d. None of these

Description : Which Bus connects CPU & level 2 cache: a. Rear side bus b. Front side bus c. Memory side bus d. None of these

Last Answer : b. Front side bus

____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Description : ____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Last Answer : d) none

Ti is the time taken for the ith stage and there are n stages in the: a. Throughput b. Assembly line c. Both A and B d. None of these

Description : Ti is the time taken for the ith stage and there are n stages in the: a. Throughput b. Assembly line c. Both A and B d. None of these

Last Answer : b. Assembly line

The time taken for all stages of the assembly line to become active is called the: a. Flow through time b. Clock period c. Throughput d. All of these

Description : The time taken for all stages of the assembly line to become active is called the: a. Flow through time b. Clock period c. Throughput d. All of these

Last Answer : a. Flow through time

Which is most commonly measured in terms of MIPS previously million instruction per second: a. Microprocessor b. Performance of a microprocessor c. Assembly line d. None of thes

Description : Which is most commonly measured in terms of MIPS previously million instruction per second: a. Microprocessor b. Performance of a microprocessor c. Assembly line d. None of thes

Last Answer : b. Performance of a microprocessor

Each model of a computer has a unique a. Assembly of a computer b. Machine language c. High level language d. All of the above

Description : Each model of a computer has a unique a. Assembly of a computer b. Machine language c. High level language d. All of the above

Last Answer : b. Machine language

A disk storage medium in the form of an assembly containing a single rigid magnetic disk permanently is a. Fixed disk b. Disk cartridge c. Card punch d. Card reader

Description : A disk storage medium in the form of an assembly containing a single rigid magnetic disk permanently is a. Fixed disk b. Disk cartridge c. Card punch d. Card reader

Last Answer : b. Disk cartridge

Which of the following is machine independence program? a. High level language b. Low level language c. Assembly language d. Machine language

Description : Which of the following is machine independence program? a. High level language b. Low level language c. Assembly language d. Machine language

Last Answer : a. High level language

which of the following is problem oriented language? a. High level language b. Machine language c. Assembly language d. Low level language

Description : which of the following is problem oriented language? a. High level language b. Machine language c. Assembly language d. Low level language

Last Answer : a. High level language

Which of the following is called low level languages? a. Machine language b. Assembly language c. Both of the above d. None of above

Description : Which of the following is called low level languages? a. Machine language b. Assembly language c. Both of the above d. None of above

Last Answer : c. Both of the above

Easily reloctable language is a. Machine language b. Assembly language c. High level language d. Medium level language

Description : Easily reloctable language is a. Machine language b. Assembly language c. High level language d. Medium level language

Last Answer : b. Assembly language

The translator program used in assembly language is called a. Compiler b. Interpreter c. Assembler d. Translator

Description : The translator program used in assembly language is called a. Compiler b. Interpreter c. Assembler d. Translator

Last Answer : c. Assembler

Mnemonic a memory trick is used in which of the following language? a. Machine language b. Assembly language c. High level language d. None of abov

Description : Mnemonic a memory trick is used in which of the following language? a. Machine language b. Assembly language c. High level language d. None of abov

Last Answer : b. Assembly language

Which language is directly understood by the computer without translation program? a. Machine language b. Assembly language c. High level language d. None of above

Description : Which language is directly understood by the computer without translation program? a. Machine language b. Assembly language c. High level language d. None of above

Last Answer : a. Machine language

What is the output of the following code AL=00110101 BL= 39H M. Krishna Kumar/IISc. Bangalore M2/V1/June 04/1 Microprocessors and Microcontrollers/Assembly language of 8086 Multiple Choice Questions SUB AL, BL AAS a) AL= 00000100, CF=1 b) BL=00000100, CF=0 c) AL=11111100 CF=1 d) BL= 00000100, CF=1

Description : What is the output of the following code AL=00110101 BL= 39H M. Krishna Kumar/IISc. Bangalore M2/V1/June 04/1 Microprocessors and Microcontrollers/Assembly language of 8086 Multiple Choice Questions SUB AL, BL AAS ... , CF=1 b) BL=00000100, CF=0 c) AL=11111100 CF=1 d) BL= 00000100, CF=1

Last Answer : b) BL=00000100, CF=0

Where’s global assembly cache located on the system ?

Description : Where’s global assembly cache located on the system ?

Last Answer : Answer: Usually C:\winnt\assembly or C:\windows\assembly.

Assembler works to convert assembly language program into machine language : a. Before the computer can execute it b. After the computer can execute it c. In between execution d. All of these

Description : Assembler works to convert assembly language program into machine language : a. Before the computer can execute it b. After the computer can execute it c. In between execution d. All of these

Last Answer : a. Before the computer can execute it

Assembler is: a) a program that places programs into memory and prepares them for execution b) a program that automate the translation of assembly language into machine language c) is a program that appears to execute a source program as if it were machine language d) None of The Above

Description : Assembler is: a) a program that places programs into memory and prepares them for execution b) a program that automate the translation of assembly language into machine language c) is a program that appears to execute a source program as if it were machine language d) None of The Above

Last Answer : b) a program that automate the translation of assembly language into machine language

Briefly explain the steps involved in a fetch cycle?

Description : Briefly explain the steps involved in a fetch cycle?

Last Answer : Answer :Fetch cycle is the time required to fetch an opcode from a particular location in memory. General Fetch Cycles consist of 3T states. The first T state involves the sending of the memory address ... . For slower memories the processors has the provision to get in to the WAIT cycles as well.

A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register at the end of the fetch cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

Define instruction cycle, machine cycle and T-state

Description : Define instruction cycle, machine cycle and T-state

Last Answer : Instruction cycle is defined, as the time required completing theexecution of an instruction. Machine cycle is defined as the time required completing one operation of accessing memory, I/O or ... request. Tcycle is defined as one subdivision of the operation performed in one clock period