What is the difference between CISC and RISC?

What is the difference between CISC and RISC?
by

1 Answer

Answer :

RISC : Reduced Instruction Set Computer. A RISC system has a reduced number of instructions (making it easier to implement efficient optimizing compilers) and more importantly it is load store architecture where pipelining can be implemented easily. e.g. IBM PowerPC, ARM, Intel i960CISC : Complex Instruction Set Computer. A CISC system has complex instructions (making it easier for a human to directly program in assembly language) such as direct addition between data in two memory locations. e.g. Intel Pentium (x86), DEC MicroVAX, Motorola 680x0
by
selected by

Related questions

Identify the correct statement A) IBM PCs used RISC CPU designs B) Macintosh used CISC CPU design C) IBM used CISC CPU design D) None of above is true

Description : Identify the correct statement A) IBM PCs used RISC CPU designs B) Macintosh used CISC CPU design C) IBM used CISC CPU design D) None of above is true

Last Answer : Answer : C

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Description : In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Last Answer : a. RISC

Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Description : Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Last Answer : ce. Both

Which is a method of decomposing a sequential process into sub operations: a. Pipeline b. CISC c. RISC d. Database

Description : Which is a method of decomposing a sequential process into sub operations: a. Pipeline b. CISC c. RISC d. Database

Last Answer : a. Pipeline

Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Description : Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Last Answer : d. A and B

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Description : Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Last Answer : c. All of these

What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Description : What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Last Answer : D. 32-bit RISC 

What is the full form of CISC ?

Last Answer : Complete instruction-set computing of CISC

CISC stands for _________ A. Compound Instruction Set Computer B. Complex Information Set Computer C. Compound Information Set Computer D. Complex Instruction Set Computer

Description : CISC stands for _________ A. Compound Instruction Set Computer B. Complex Information Set Computer C. Compound Information Set Computer D. Complex Instruction Set Computer

Last Answer : D. Complex Instruction Set Computer

For CISC architecture___ controllers are better: a. Microprogrammed b. Hardwired c. Betterwired d. None of these

Description : For CISC architecture___ controllers are better: a. Microprogrammed b. Hardwired c. Betterwired d. None of these

Last Answer : a. Microprogrammed

Most Keyboards use an arrangement of keys given the name: a) Dvork b) ✐ WERTY c) CISC d) None of The Above

Description : Most Keyboards use an arrangement of keys given the name: a) Dvork b) ✐ WERTY c) CISC d) None of The Above

Last Answer : WERTY

CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Description : CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Last Answer : a. Complex instruction set computer

CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Description : CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Last Answer : c. Complex Instruction Set Computer

Which of the following is true about CISC processors? A. The instruction set is non-orthogonal B. The number of general purpose registers is limited C. Instructions are like macros in c language D. Variable length instructions E. All of these F. None of these

Description : Which of the following is true about CISC processors? A. The instruction set is non-orthogonal B. The number of general purpose registers is limited C. Instructions are like macros in c language D. Variable length instructions E. All of these F. None of these

Last Answer : E. All of these 

Which of the following processors use RISC technology? A) 486dx B) Power PC C) 486sx D) 6340

Description : Which of the following processors use RISC technology? A) 486dx B) Power PC C) 486sx D) 6340

Last Answer : Answer : B

RISC stands for________ A. Reverse Instruction Set Computer B. Reverse Information Set Computer C. Reduced Information Set Computer D. Reduced Instruction Set Computer

Description : RISC stands for________ A. Reverse Instruction Set Computer B. Reverse Information Set Computer C. Reduced Information Set Computer D. Reduced Instruction Set Computer

Last Answer : D. Reduced Instruction Set Computer

Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Description : Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Last Answer : a. Pipeline

which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Description : which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Last Answer : e. all of these

In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Description : In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Last Answer : b. Decoder

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Description : Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Last Answer : c. CPU

five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Description : five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Last Answer : ec ALU

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Description : Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Last Answer : Power PC

Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Description : Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Last Answer : Power PC

What is the name of the 64-bit Microprocessor developed by AMD? 1) Opteron 2) Risc-9000 3) iMac 4) Athlon

Description : What is the name of the 64-bit Microprocessor developed by AMD? 1) Opteron 2) Risc-9000 3) iMac 4) Athlon

Last Answer : 1) Opteron

RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Description : RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Last Answer : a. Reduced Instruction set computer

Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Description : Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Last Answer : a. MC 88100

Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Description : Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Last Answer : d. 32 bit-RISC

RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Description : RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Last Answer : a. Reduced Instruction Set Computer

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Description : Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Last Answer : b. Power PC

Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Description : Which of the following processors use RISC technology? a. 486dx b. Power PC c. 486sx d. 6340

Last Answer : b. Power PC

AVR stands for_____________________. A. Advanced Virtual RISC. B. Alf-Egil Bogen and Vegard Wollan RISC C. Both A & B D. None of the above

Description : AVR stands for_____________________. A. Advanced Virtual RISC. B. Alf-Egil Bogen and Vegard Wollan RISC C. Both A & B D. None of the above

Last Answer : C. Both A & B 

ARM stands for _________ A. Advanced RISC Machine B. Advanced RISC Methodology C. Advanced Reduced Machine D. Advanced Reduced Methodology

Description : ARM stands for _________ A. Advanced RISC Machine B. Advanced RISC Methodology C. Advanced Reduced Machine D. Advanced Reduced Methodology

Last Answer : A. Advanced RISC Machine 

The instruction set of RISC processor is A. Simple and lesser in number B. Complex and lesser in number C. Simple and larger in number D. Complex and larger in number

Description : The instruction set of RISC processor is A. Simple and lesser in number B. Complex and lesser in number C. Simple and larger in number D. Complex and larger in number

Last Answer : A. Simple and lesser in number 

Some system architects do not find RISC instruction repertoire to be cost-effective because it

Description : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of microcode ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time

Last Answer : Some system architects do not find RISC instruction repertoire to be cost-effective because it  (a) result in large increase in programme size (b) result in complex structure of ... available instructions (d) results in complex decoding of opcode filed resulting in longer execution time