Which is a method of decomposing a sequential process into sub operations: a. Pipeline b. CISC c. RISC d. Database

Which is a method of decomposing a sequential process into sub operations:
a. Pipeline
b. CISC
c. RISC
d. Database
by

1 Answer

Answer :

a. Pipeline
by

Related questions

In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Description : In length instruction some programs wants a complex instruction set containing more instruction, more addressing modes and greater address rang, as in case of a. RISC b. CISC c. Both d. None

Last Answer : b. CISC

In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Description : In length instruction other programs on the other hand, want a small and fixed-size instruction set that contains only a limited number of opcodes, as in case of a. RISC b CISC c. Both d. None

Last Answer : a. RISC

Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Description : Which is a type of microprocessor that is designed with limited number of instructions: a. CISC b. RISC ce. Both d. None

Last Answer : ce. Both

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Description : Modern assemblers for RISC based architectures make optimization of instruction scheduling to make use of CPU __ efficiently: a. Pipeline b. Without pipeline c. Botha &b d. None of these

Last Answer : a. Pipeline

For CISC architecture___ controllers are better: a. Microprogrammed b. Hardwired c. Betterwired d. None of these

Description : For CISC architecture___ controllers are better: a. Microprogrammed b. Hardwired c. Betterwired d. None of these

Last Answer : a. Microprogrammed

What is the difference between CISC and RISC?

Description : What is the difference between CISC and RISC?

Last Answer : RISC : Reduced Instruction Set Computer. A RISC system has a reduced number of instructions (making it easier to implement efficient optimizing compilers) and more importantly it is load store architecture where ... data in two memory locations. e.g. Intel Pentium (x86), DEC MicroVAX, Motorola 680x0

Identify the correct statement A) IBM PCs used RISC CPU designs B) Macintosh used CISC CPU design C) IBM used CISC CPU design D) None of above is true

Description : Identify the correct statement A) IBM PCs used RISC CPU designs B) Macintosh used CISC CPU design C) IBM used CISC CPU design D) None of above is true

Last Answer : Answer : C

Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Description : Which are the architectural paradigms in microprocessor: a. RISC b. CISC c. PISC d. A and B

Last Answer : d. A and B

Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Description : Which is the architecture of microprocessor: a. CISC b. RISC c. All of these d. None of these

Last Answer : c. All of these

What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Description : What is the processor used by ARM7? A. 8-bit CISC B. 8-bit RISC C. 32-bit CISC D. 32-bit RISC

Last Answer : D. 32-bit RISC 

which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Description : which are of the following modern assemblers: a. MIPS b. Sun SPARC c. HP PA-RISC d, x86(x64) e. all of these

Last Answer : e. all of these

In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Description : In RISC architecture access to registers is made as a block and register file in a particular register can be selected by using: a. Multiplexer b. Decoder c. Subtractor d. Adder

Last Answer : b. Decoder

Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Description : Decoding of an instruction in RISC architecture means decision on working of control unit for: a. Remainder of instructions b. _ Divisor of instructions c. Dividend of instructions d. None of these

Last Answer : a. Remainder

Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Description : Abus organization for seven __ register: a. ALU b. RISC c. CPU d. MUX

Last Answer : c. CPU

five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Description : five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Last Answer : ec ALU

Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Description : Ininstruction formats the information required by the _ for execution: a. ALU b. CPU Cc. RISC d. DATA

Last Answer : b. CPU

Full form of MIPS assembler is: a. Microprocessor without interlocked pipeline stage b. Microprocessor with interlocked pipeline stage c. Botha &b d. None of these

Description : Full form of MIPS assembler is: a. Microprocessor without interlocked pipeline stage b. Microprocessor with interlocked pipeline stage c. Botha &b d. None of these

Last Answer : a. Microprocessor without interlocked pipeline stage

Parameters can be stacked by just as with procedures: a. Asterisk(*) b. Arrow c. Line d. ‘Pipeline

Description : Parameters can be stacked by just as with procedures: a. Asterisk(*) b. Arrow c. Line d. ‘Pipeline

Last Answer : a. Asterisk(*)

Which is used to speed-up the processing: a. Pipeline b. Vector processing c. Both d. None

Description : Which is used to speed-up the processing: a. Pipeline b. Vector processing c. Both d. None

Last Answer : c. Both

In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Description : In register transfer which system is a sequential logic system in which flip-flops and gates are constructed: a. Digital system b. Register Cc. Data d. None

Last Answer : a. Digital system

Which operations are to be performed on a directory are: a. Search for a file b. Create a file c. Delete a file d. List a directory e. Rename a file f. Traverse the file system g. Allof these

Description : Which operations are to be performed on a directory are: a. Search for a file b. Create a file c. Delete a file d. List a directory e. Rename a file f. Traverse the file system g. Allof these

Last Answer : g. Allof these

__is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Description : __is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Last Answer : d. Instruction cycle

is the step during which the operations specified by the instruction are executed: a. Execute b. Decode c. Both a& b d. None of these

Description : is the step during which the operations specified by the instruction are executed: a. Execute b. Decode c. Both a& b d. None of these

Last Answer : a. Execute

Which are the operation of versatility: a. exchange of information with the outside world via I/O device b. Transfer of data internally with in the central processing unit c. Performs of the basic arithmetic operations d. = Allof these

Description : Which are the operation of versatility: a. exchange of information with the outside world via I/O device b. Transfer of data internally with in the central processing unit c. Performs of the basic arithmetic operations d. = Allof these

Last Answer : d. = Allof these

Which operations are used for addition, subtraction, increment, decrement and complement function: a. Bus b. Memory transfer c. Arithmetic operation d. Allof these

Description : Which operations are used for addition, subtraction, increment, decrement and complement function: a. Bus b. Memory transfer c. Arithmetic operation d. Allof these

Last Answer : d. Allof these

Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Description : Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Description : Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Last Answer : a. Micro instructions

Which functions are performed by CU: a. Data exchange b/w CPU and memory or I/O modules b. External operations c. Internal operations inside CPU d Botha&c

Description : Which functions are performed by CU: a. Data exchange b/w CPU and memory or I/O modules b. External operations c. Internal operations inside CPU d Botha&c

Last Answer : d Botha&c

Which are internal operations inside CPU: a. Data transfer b/w registers b. Instructing ALU to operate data c. Regulation of other internal operations d. All of these

Description : Which are internal operations inside CPU: a. Data transfer b/w registers b. Instructing ALU to operate data c. Regulation of other internal operations d. All of these

Last Answer : d. All of these

How many bits of OPR select one of the operations in the ALU: a. 2 b 3 Cc. 4 dad 5

Description : How many bits of OPR select one of the operations in the ALU: a. 2 b 3 Cc. 4 dad 5

Last Answer : dad 5

In conversion to reverse polish notation the __and__ operations are performed at the end. a. Addand subtract b Subtract and multiplication 9 Multiplication and subtract a All of these

Description : In conversion to reverse polish notation the __and__ operations are performed at the end. a. Addand subtract b Subtract and multiplication 9 Multiplication and subtract a All of these

Last Answer : a. Addand subtract

Which operation use one operand or unary operations: a. Arithmetic b. Logical c. Both d. None

Description : Which operation use one operand or unary operations: a. Arithmetic b. Logical c. Both d. None

Last Answer : c. Both

Which carry is similar to rotate without carry operations: a. Rotate carry b. Rotate through carry c. Both d. None

Description : Which carry is similar to rotate without carry operations: a. Rotate carry b. Rotate through carry c. Both d. None

Last Answer : b. Rotate through carry

which are of these examples of Intel 8086 opcodes: a. MOV b. ADD c. SUB d. All of these

Description : which are of these examples of Intel 8086 opcodes: a. MOV b. ADD c. SUB d. All of these

Last Answer : d. All of these

The method of writing symbol to indicate a provided computational process is called as a: a. Programming language b. Random transfer language c. Register transfer language d. Arithmetic transfer language

Description : The method of writing symbol to indicate a provided computational process is called as a: a. Programming language b. Random transfer language c. Register transfer language d. Arithmetic transfer language

Last Answer : a. Programming language

Pick up the correct statement from the following: A. Indore method of composting involves decomposition under aerobic conditions B. Bangalore method of composting involves decomposing under anaerobic conditions C. Fully stabilised refuse by the Bangalore method of compositing is a powdery mass called humus D. all of these

Description : Pick up the correct statement from the following: A. Indore method of composting involves decomposition under aerobic conditions B. Bangalore method of composting involves decomposing under anaerobic conditions C ... the Bangalore method of compositing is a powdery mass called humus D. all of these

Last Answer : ANS: D

Pick up the incorrect statement from the following: A. The process of decomposing the organic matter under controlled anaerobic conditions, is called sludge digestion B. Sludge digestion is carried out in sludge tank C. The gases produced in sludge digestion process, contain 75% carbon dioxide D. The gases produced in sludge digestion process, contain 75% methane

Description : Pick up the incorrect statement from the following: A. The process of decomposing the organic matter under controlled anaerobic conditions, is called sludge digestion B. Sludge digestion is carried ... contain 75% carbon dioxide D. The gases produced in sludge digestion process, contain 75% methane

Last Answer : ANS: C

The sequential operations in scientific research are (A) Co-variation, Elimination of Spurious Relations, Generalisation, Theorisation (B) Generalisation, Co-variation, Theorisation, Elimination of Spurious Relations (C) Theorisation, Generalisation, Elimination of Spurious Relations, Covariation (D) Elimination of Spurious Relations, Theorisation, Generalisation, Covariation.

Description : The sequential operations in scientific research are (A) Co-variation, Elimination of Spurious Relations, Generalisation, Theorisation (B) Generalisation, Co-variation, Theorisation, ... Relations, Covariation (D) Elimination of Spurious Relations, Theorisation, Generalisation, Covariation.

Last Answer : (A) Co-variation, Elimination of Spurious Relations, Generalisation, Theorisation 

Which are the method for handling deadlocks. a. Deadlock prevention b. Deadlock avoidance c. Deadlock detection d. Allof these

Description : Which are the method for handling deadlocks. a. Deadlock prevention b. Deadlock avoidance c. Deadlock detection d. Allof these

Last Answer : d. Allof these

A popular method knows as double-dabble method also knows as a. Divided-by-one method b. Divided-by-two method c. Both d. None of these

Description : A popular method knows as double-dabble method also knows as a. Divided-by-one method b. Divided-by-two method c. Both d. None of these

Last Answer : b. Divided-by-two method

In this method, the decimal number is a. Repeatedly divided by 4 b. Repeatedly divided by 2 c. Repeatedly divided by 1 d. None of these

Description : In this method, the decimal number is a. Repeatedly divided by 4 b. Repeatedly divided by 2 c. Repeatedly divided by 1 d. None of these

Last Answer : b. Repeatedly divided by 2

The simple procedure istouse a. Binary-triplet method b. Decimal-triplet method c. Octal-triplet method d. __ Allof these

Description : The simple procedure istouse a. Binary-triplet method b. Decimal-triplet method c. Octal-triplet method d. __ Allof these

Last Answer : a. Binary-triplet method

One way to convert from decimal to hexadecimalisthe a. Double dabble method b. Hex dabble method c. Binary dabble method d. __ Allof these

Description : One way to convert from decimal to hexadecimalisthe a. Double dabble method b. Hex dabble method c. Binary dabble method d. __ Allof these

Last Answer : b. Hex dabble method

Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Description : Which is the method by which instructions are selected for execution: a. Instruction selection b. — Selection control c. Instraction sequencing d. All of these

Last Answer : c. Instraction sequencing

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

Which method is used to detect double errors and pinpoint erroneous bits. a. Even parity method b. Odd parity method c. Check sum method. d. All of these

Description : Which method is used to detect double errors and pinpoint erroneous bits. a. Even parity method b. Odd parity method c. Check sum method. d. All of these

Last Answer : c. Check sum method.

It is actually a method for constructing codes with a minimum distance of a. 2 b 64 c. 3 d 5

Description : It is actually a method for constructing codes with a minimum distance of a. 2 b 64 c. 3 d 5

Last Answer : c. 3

On what method search in cache memory used by the system. a. Cache directing b. Cache mapping c. Cache controlling d. Cache invalidation

Description : On what method search in cache memory used by the system. a. Cache directing b. Cache mapping c. Cache controlling d. Cache invalidation

Last Answer : b. Cache mapping

Consider the assertions given below. Which among them prove to be beneficial for Persistent HTTP connections? A. Reduction in latency over the sub- sequent requests B. Pipeline-oriented connection over the requests and responses C. Increase in number of packets due to TCP opens D. Prevention in opening and closing of some TCP connections a. A & B b. C & D c. A & C d. B & B

Description : Consider the assertions given below. Which among them prove to be beneficial for Persistent HTTP connections? A. Reduction in latency over the sub- sequent requests B. Pipeline-oriented connection over the requests and responses C. Increase ... TCP connections a. A & B b. C & D c. A & C d. B & B

Last Answer : a. A & B