The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

The NAND gate output will be low if the two inputs are
 (A) 00 (B) 01
 (C) 10 (D) 11
by

1 Answer

Answer :

(D) 11
by

Related questions

The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : A

The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Description : A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Last Answer : Ans: D NAND can generate any logic function.

DeMorgan’s first theorem shows the equivalence of (A) OR gate and Exclusive OR gate. (B) NOR gate and Bubbled AND gate. (C) NOR gate and NAND gate. (D) NAND gate and NOT gate

Description : DeMorgan’s first theorem shows the equivalence of (A) OR gate and Exclusive OR gate. (B) NOR gate and Bubbled AND gate. (C) NOR gate and NAND gate. (D) NAND gate and NOT gate

Last Answer : (B) NOR gate and Bubbled AND gate.

The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Description : The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Last Answer : (C) EX-OR gate and AND gate

What must be the state of the inputs to a NAND gate in order to produce a LOW output?

Description : What must be the state of the inputs to a NAND gate in order to produce a LOW output?

Last Answer : All inputs must be HIGH.

A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW? A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Description : A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Last Answer : HIGH.

For a NAND gate, when one or more inputs are low then the output will be

Description :  For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs 

Last Answer :  For a NAND gate, when one or more inputs are low then the output will be High 

In a logic circuit the NOR and NAND gate functions ____________. A. must be accomplished with a common base transistor arrangement B. are available in diode form C. are exact opposites with the same NOR and NAND inputs D. have output conditions that are exact opposites to the output condition for OR and AND, respectively

Description : In a logic circuit the NOR and NAND gate functions ____________. A. must be accomplished with a common base transistor arrangement B. are available in diode form C. are exact opposites with the ... . have output conditions that are exact opposites to the output condition for OR and AND, respectively

Last Answer : Answer: D

A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Description : A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Last Answer : . Low.

What is the output Boolean expression for a NAND gate with inputs A, B, and C?

Description : What is the output Boolean expression for a NAND gate with inputs A, B, and C?

Last Answer : C B A

Output of NAND gate is 0. for three inputs when:

Description : Output of NAND gate is 0. for three inputs when:

Last Answer : Output of NAND gate is 0. for three inputs when: all the inputs are 1

The output of a 2-input NAND gate with high at both the inputs will be

Description : The output of a 2-input NAND gate with high at both the inputs will be • High • Low • High & low • None of the above.

Last Answer : The output of a 2-input NAND gate with high at both the inputs will be Low

A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Description : A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Last Answer : Ans: D A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.

The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) By applying J = 1, K = 0 and using the clock. (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Description : When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Last Answer : When an input signal A=01001 is applied to a NOT gate serially , it's output signal is

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Description : What is the equivalent logic gate of a two-input NAND gate with both inputs inverted?

Last Answer : OR gate.

Which of following are known as universal gates (A) NAND & NOR. (B) AND & OR. (C) XOR & OR. (D) None.

Description : Which of following are known as universal gates (A) NAND & NOR. (B) AND & OR. (C) XOR & OR. (D) None.

Last Answer : Ans: A NAND & NOR are known as universal gates, because any digital circuit can be realized completely by using either of these two gates.

Convert the decimal number 3.375 to binary. 132) A) 0101.1100 B) 0011.1010 C) 0011.0011 D) 0011.01

Description : Convert the decimal number 3.375 to binary. 132) A) 0101.1100 B) 0011.1010 C) 0011.0011 D) 0011.01

Last Answer : D) 0011.01

. What will be the output of an X-NOR gate when both inputs are LOW?

Description : . What will be the output of an X-NOR gate when both inputs are LOW?

Last Answer : HIGH.

The gate whose output is LOW, if and only if all the inputs are HIGH, is

Description : The gate whose output is LOW, if and only if all the inputs are HIGH, is

Last Answer : The gate whose output is LOW, if and only if all the inputs are HIGH, is NAND

A gate in which all inputs must be low to get a high output is called

Last Answer : A gate in which all inputs must be low to get a high output is called A NOR gate.

In IEEE 802.11, when a frame isgoingfrom one AP to another AP in a wireless distribution system, the address flag is_____ A) 00 B) 01 C) 10 D) 11

Description : In IEEE 802.11, when a frame isgoingfrom one AP to another AP in a wireless distribution system, the address flag is_____ A) 00 B) 01 C) 10 D) 11

Last Answer : 11

In IEEE 802.11, when a frame isgoingfrom a station to an AP, theaddress flag is _____. A) 00 B) 01 C) 10 D) 11

Description : In IEEE 802.11, when a frame isgoingfrom a station to an AP, theaddress flag is _____. A) 00 B) 01 C) 10 D) 11

Last Answer : 10

In IEEE 802.11, when a frame is coming from an AP and going to astation, the address flag is _______. A) 00 B) 01 C) 10 D) 11

Description : In IEEE 802.11, when a frame is coming from an AP and going to astation, the address flag is _______. A) 00 B) 01 C) 10 D) 11

Last Answer : 01

In IEEE 802.11, when a frame isgoingfrom one station in a BSS toanother without passing through thedistribution system, the address flag is _____ A) 00 B) 01 C) 10 D) 11

Description : In IEEE 802.11, when a frame isgoingfrom one station in a BSS toanother without passing through thedistribution system, the address flag is _____ A) 00 B) 01 C) 10 D) 11

Last Answer : 00

The correct encoding of the letter C in this tree is... A. 11 B. 10 C. 01 D. 00

Description : The correct encoding of the letter C in this tree is... A. 11 B. 10 C. 01 D. 00

Last Answer : C. 01

What are the final values of Q1 and Q0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below: Image (A) 11 (B) 10 (C) 01 (D) 00

Description : What are the final values of Q1 and Q0 after 4 clock cycles, if initial values are 00 in the sequential circuit shown below: (A) 11 (B) 10 (C) 01 (D) 00

Last Answer : (D) 00

What will be found in the output if two inputs of Ex-OR gate are high ?

Description : What will be found in the output if two inputs of Ex-OR gate are high ?

Last Answer : If two inputs of Ex-OR gate are high then 0 will be found in the output .

A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Description : A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Last Answer : . One or the other of the inputs must be HIGH, but not both at the same time.

The output of two inputs OR gate is zero only when: (a) Both are one (b) Both are zero (c) Either input is 1 (d) None

Description : The output of two inputs OR gate is zero only when: (a) Both are one (b) Both are zero (c) Either input is 1 (d) None

Last Answer : (b) Both are zero

What will be the output of an X-OR gate when both inputs are HIGH?

Description : What will be the output of an X-OR gate when both inputs are HIGH?

Last Answer : Low (0)

What is the output Boolean expression for an AND gate with A and B as inputs when the B input is inverted?

Description : What is the output Boolean expression for an AND gate with A and B as inputs when the B input is inverted?

Last Answer : AB

In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

Description : In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

Last Answer : All inputs must be low.

What is the output Boolean expression for a NOR gate with R and T as inputs?

Description : What is the output Boolean expression for a NOR gate with R and T as inputs?

Last Answer : (R +T)’

What will be the output of a NOR gate when both inputs are HIGH?

Description : What will be the output of a NOR gate when both inputs are HIGH?

Last Answer : Low.

What is the Boolean expression for the output of an AND gate that has R and S as inputs?

Description : What is the Boolean expression for the output of an AND gate that has R and S as inputs?

Last Answer : f = RS.

The output of logic gate is '1' when all its inputs are at logic '0' The gate is

Description : The output of logic gate is '1' when all its inputs are at logic '0' The gate is (A) NAND/EX-OR (B) NOR/EX-OR (C) AND/EX-NOR (D) NOR/EX-NOR

Last Answer : The answer is (D) If we take two input A and B, and corresponding output Y then for nor gate Y = complement of (A+B)  ;for ex-nor gate Y= A.B + complement of(A.B) The above two relation showing always Y =1 for A=0,B=0.

The output of an AND gate with three inputs, A, B and C, is HIGH when________.

Description : The output of an AND gate with three inputs, A, B and C, is HIGH when __________. a) A=1,B=1,C=0 b) A= 0,B= 0,C= 0 ' c) A=1,B=1,C=1 d) A=1,B= 0,C= 1

Last Answer : Sahara theme port n a n d Gate if two input Array Logic 0 the output is dash

A Gate is a logic circuit with one or more inputs, but only - - - output

Last Answer :  A Gate is a logic circuit with one or more inputs, but only One output

The - - - gate has one or more high inputs, produces high output

Last Answer : The OR gate has one or more high inputs, produces high output

In a NOR gate all inputs must be - - - to get high output

Last Answer :  In a NOR gate all inputs must be Low to get high output

The hexadecimal equivalent of a decimal 11 is ________. 26) A) "A" B) "B" C) "C" D) "D"

Description : The hexadecimal equivalent of a decimal 11 is ________. 26) A) "A" B) "B" C) "C" D) "D"

Last Answer : B) "B"

What is the decimal value of 2-2? 11) A) 0.5 B) 0.125 C) 0.2 D) 0.25

Description : What is the decimal value of 2-2? 11) A) 0.5 B) 0.125 C) 0.2 D) 0.25

Last Answer : D) 0.25

How many select lines will a 32:1 multiplexer will have (A) 5. (B) 8. (C) 9. (D) 11.

Description : How many select lines will a 32:1 multiplexer will have (A) 5. (B) 8. (C) 9. (D) 11.

Last Answer : (A) 5.

For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Description : For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Last Answer : Ans: C J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the previous output, the next state will be 0.

The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Description : The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Last Answer : Ans: A As for the SR flip-flop S=set input R=reset input ,when S=1, R=0, Flip-flop will be set.

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Description : When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Last Answer : Ans: B In even parity generator if number of 1 is odd then output will be zero.