A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

A full adder logic circuit will have
 (A) Two inputs and one output.
(B) Three inputs and three outputs.
(C) Two inputs and two outputs.
(D) Three inputs and two outputs.
by

2 Answers

Answer :

(D) Three inputs and two outputs.
by

Answer :

Ans: D
A full adder circuit will add two bits and it will also accounts the carry input generated in
the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.
by

Related questions

The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

Define Half adder and full adder

Description : Define Half adder and full adder

Last Answer : The logic circuit that performs the addition of two bits is a half adder. The circuit that performs the addition of three bits is a full adder.

The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : A

The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : (D) 11

The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) By applying J = 1, K = 0 and using the clock. (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Description : The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Last Answer : (C) EX-OR gate and AND gate

The correction to be applied in decimal adder to the generated sum is (A) 00101 (B) 00110 (C) 01101 (D) 01010

Description : The correction to be applied in decimal adder to the generated sum is (A) 00101 (B) 00110 (C) 01101 (D) 01010

Last Answer : Ans: B The correction to be applied in decimal adder to the generated sum is 00110. When the four bit sum is more than 9 then the sum is invalid. In such cases, add +6(i.e. 0110) to the ... the six invalid states. If a carry is generated when adding 6, add the carry to the next four bit group .

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

. What will be the output of a half adder when both inputs are 1s?

Description : . What will be the output of a half adder when both inputs are 1s?

Last Answer : Sum equals 0 with a carry of 1.

One feature of the operational amplifier is that it can have ____________. A. up to ten outputs B. binary coded decimal inputs C. several hundred amps at the output D. inverting and non-inverting inputs

Description : One feature of the operational amplifier is that it can have ____________. A. up to ten outputs B. binary coded decimal inputs C. several hundred amps at the output D. inverting and non-inverting inputs

Last Answer : Answer: D

A perceptron adds up all the weighted inputs it receives, and if it exceeds a certain value, it outputs a 1, otherwise it just outputs a 0. a) True b) False c) Sometimes – it can also output intermediate values as well d) Can’t say

Description : A perceptron adds up all the weighted inputs it receives, and if it exceeds a certain value, it outputs a 1, otherwise it just outputs a 0. a) True b) False c) Sometimes – it can also output intermediate values as well d) Can’t say

Last Answer : a) True

. In an Unsupervised learning ____________ a) Specific output values are given b) Specific output values are not given c) No specific Inputs are given d) Both inputs and outputs are given

Description : . In an Unsupervised learning ____________ a) Specific output values are given b) Specific output values are not given c) No specific Inputs are given d) Both inputs and outputs are given

Last Answer : b) Specific output values are not given

In an Unsupervised learning a) Specific output values are given b) Specific output values are not given c) No specific Inputs are given d) Both inputs and outputs are given e) Neither inputs nor outputs are given

Description : In an Unsupervised learning a) Specific output values are given b) Specific output values are not given c) No specific Inputs are given d) Both inputs and outputs are given e) Neither inputs nor outputs are given

Last Answer : b) Specific output values are not given

List typical inputs and outputs for PLC (four input and any four output).

Description : List typical inputs and outputs for PLC (four input and any four output).

Last Answer : Typical PLC inputs  Push Button  Selector Switch  Proximity switch  FOOT switch, level switch  Analog input  Typical PLC outputs  Contactor Coil, solenoid, relay  Indicating Lamp  Buzzer  Alaram annunciator

In a logic circuit the NOR and NAND gate functions ____________. A. must be accomplished with a common base transistor arrangement B. are available in diode form C. are exact opposites with the same NOR and NAND inputs D. have output conditions that are exact opposites to the output condition for OR and AND, respectively

Description : In a logic circuit the NOR and NAND gate functions ____________. A. must be accomplished with a common base transistor arrangement B. are available in diode form C. are exact opposites with the ... . have output conditions that are exact opposites to the output condition for OR and AND, respectively

Last Answer : Answer: D

A Gate is a logic circuit with one or more inputs, but only - - - output

Last Answer :  A Gate is a logic circuit with one or more inputs, but only One output

Define combinational logic

Description : Define combinational logic

Last Answer : When logic gates are connected together to produce a specified output for certain specified combinations of input variables, with no storage involved, the resulting circuit is called combinational logic.

Karnaugh map is used for the purpose of (A) Reducing the electronic circuits used. (B) To map the given Boolean logic function. (C) To minimize the terms in a Boolean expression. (D) To maximize the terms of a given a Boolean expression.

Description : Karnaugh map is used for the purpose of (A) Reducing the electronic circuits used. (B) To map the given Boolean logic function. (C) To minimize the terms in a Boolean expression. (D) To maximize the terms of a given a Boolean expression.

Last Answer : (C) To minimize the terms in a Boolean expression.

The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Description : The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Last Answer : Ans: D CMOS logic low level is 0 volts approx.

A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Description : A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Last Answer : Ans: D NAND can generate any logic function.

Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Last Answer : (A) ECL

In a positive logic system, logic state 1 corresponds to (A) positive voltage (B) higher voltage level (C) zero voltage level (D) lower voltage level

Description : In a positive logic system, logic state 1 corresponds to (A) positive voltage (B) higher voltage level (C) zero voltage level (D) lower voltage level

Last Answer : (B) higher voltage level We decide two voltages levels for positive digital logic. Higher voltage represents logic 1 & a lower voltage represents logic 0.

The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Description : The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Last Answer : Ans: A The digital logic family which has the lowest propagation delay time is ECL (Lowest propagation delay time is possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated).

Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Last Answer : Ans: B ECL is the fastest logic family of all logic families. (High speeds are possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Description : The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Last Answer : (D) CMOS The digital logic family which has minimum power dissipation is CMOS. (CMOS being an unipolar logic family, occupy a very small fraction of silicon Chip area)

If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Description : If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Last Answer : (D) 12.5 Hz.

If the outputs marked 'Q' of 'FF-A', 'FF-B' and 'FF-C' in the circuit shown in the illustration are at logic levels 0, 1, and 1 respectively, what levels are present at the 'NOT Q' outputs? EL-0087 A. 1, 0, and 1 B. 1, 0, and 0 C. 0, 0, and 1 D. 0, 1, and 1

Description : If the outputs marked 'Q' of 'FF-A', 'FF-B' and 'FF-C' in the circuit shown in the illustration are at logic levels 0, 1, and 1 respectively, what levels are present at the 'NOT Q' outputs? EL-0087 A. 1, 0, and 1 B. 1, 0, and 0 C. 0, 0, and 1 D. 0, 1, and 1

Last Answer : Answer: B

Describe how Op-Amp is used as adder using circuit diagram and output voltage equation.

Description : Describe how Op-Amp is used as adder using circuit diagram and output voltage equation.

Last Answer : Summing Amplifier Circuit In this simple summing amplifier circuit, the output voltage, ( Vout ) now becomes proportional to the sum of the input voltages, V1, V2, V3, etc. Then we can ... to the non-inverting input of the op-amp, it will produce the positive sum of the input voltages.

For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Description : For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Last Answer : Ans: C J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the previous output, the next state will be 0.

When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Description : When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Last Answer : When an input signal A=01001 is applied to a NOT gate serially , it's output signal is

The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Description : The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Last Answer : Ans: A As for the SR flip-flop S=set input R=reset input ,when S=1, R=0, Flip-flop will be set.

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Description : When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Last Answer : Ans: B In even parity generator if number of 1 is odd then output will be zero.

In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter’s output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum quantization error. (C) Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted

Description : In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter's output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum ... Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted

Last Answer : (B) Reduce the maximum quantization error.

A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Description : A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Last Answer : . One or the other of the inputs must be HIGH, but not both at the same time.

One method of troubleshooting digital circuits in a console is to ___________. A. supply alternate logic levels at the input(s) and test for change of state conditions at the output B. ground all inputs and test for a logic '1' at the output C. open all inputs and test for a logic '0' at the output D. vary each input smoothly from 0-10 volts and test for similar variance at the output

Description : One method of troubleshooting digital circuits in a console is to ___________. A. supply alternate logic levels at the input(s) and test for change of state conditions at the output B. ground all ... output D. vary each input smoothly from 0-10 volts and test for similar variance at the output

Last Answer : Answer: A

In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

Description : In what state must the inputs to a NOR gate be in order to produce a logic 1 output?

Last Answer : All inputs must be low.

A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Description : A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Last Answer : . Low.

A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW? A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Description : A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Last Answer : HIGH.

The output of logic gate is '1' when all its inputs are at logic '0' The gate is

Description : The output of logic gate is '1' when all its inputs are at logic '0' The gate is (A) NAND/EX-OR (B) NOR/EX-OR (C) AND/EX-NOR (D) NOR/EX-NOR

Last Answer : The answer is (D) If we take two input A and B, and corresponding output Y then for nor gate Y = complement of (A+B)  ;for ex-nor gate Y= A.B + complement of(A.B) The above two relation showing always Y =1 for A=0,B=0.

Define Asynchronous sequential circuit?

Description : Define Asynchronous sequential circuit?

Last Answer : In asynchronous sequential circuits change in input signals can affect memory element at any instant of time.

Define synchronous sequential circuit

Description : Define synchronous sequential circuit

Last Answer : In synchronous sequential circuits, signals can affect the memory elements only at discrete instant of time.

The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Description : The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Last Answer : Ans: B MUX integrated circuit in TTL is 74153.

A full adder is a combinational circuit that performs the arithmetic sum of three input bits and produces a

Description : A full adder is a combinational circuit that performs the arithmetic sum of three input bits and produces a (a) sum output (b) sum output and a carry (c) sum output with two carries (d) two sums with two carries

Last Answer : A full adder us an a combination logical circuit which will produces an sum and carry when ever more than two inputs were given.

How many inputs and how many outputs of NOT gate ?

Description : How many inputs and how many outputs of NOT gate ?

Last Answer : NOT Gate has one input and one output.

What are the inputs and outputs of a toaster?

Description : What are the inputs and outputs of a toaster?

Last Answer : Need answer

What is a mapping between a set of inputs and a set of outputs?

Description : What is a mapping between a set of inputs and a set of outputs?

Last Answer : It is simply a mapping. It could be a function but there areseveral conditions that need to be met before the mapping canbecome a function and there is no basis for assuming that thoseconditions are met.

Transformation of physical inputs into physical outputs is termed as

Description : Transformation of physical inputs into physical outputs is termed as

Last Answer : Ans. Production

Gross National Product means - (1) gross value of finished goods (2) money values of the total national production for any given period (3) gross value of raw materials and semifinished products (4) money value of inputs and outputs

Description : Gross National Product means - (1) gross value of finished goods (2) money values of the total national production for any given period (3) gross value of raw materials and semifinished products (4) money value of inputs and outputs

Last Answer : (2) money values of the total national production for any given period Explanation: Gross national product (GNP) is the market/monetary value of all products and services produced in one year by labour and property supplied by the residents of a country.

Production Function relates to: (1) costs to outputs (2) costs to inputs (3) inputs to outputs (4) wage level to profits

Description : Production Function relates to: (1) costs to outputs (2) costs to inputs (3) inputs to outputs (4) wage level to profits

Last Answer : (3) inputs to outputs Explanation: In microeconomics and macroeconomics, a production function is a function that specifies the out-put of a firm, an industry, or an entire economy for all ... in the use of factor inputs in production and the resulting distribution of income to those factors.