For JK flipflop J = 0, K=1, the output after clock pulse will be
(A) 1. (B) no change.
(C) 0. (D) high impedance.

1 Answer

Answer :

Ans: C
J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the
previous output, the next state will be 0.

Related questions

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

Description : In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Last Answer : (D) Toggle 

Description : If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Last Answer : (D) 12.5 Hz.

Description : The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Last Answer : Ans: A As for the SR flip-flop S=set input R=reset input ,when S=1, R=0, Flip-flop will be set.

Description : What is Race Around Condition in a JK FlipFlop?

Last Answer : Ans-IN J-K FF , The clock time is higher than the output toggling time then for J=1 & K=1 , the output will be changed irrelavent of our input. This condition is known as "RACE AROUND CONDITION"..

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

Description : The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Last Answer : Ans: C MSI chip 7474 dual edge triggered D Flip-Flop.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

Description :  A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

Last Answer : a

Description : When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Last Answer : Ans: B In even parity generator if number of 1 is odd then output will be zero.

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

Description : How many address bits are required to represent a 32 K memory (A) 10 bits. (B) 12 bits. (C) 14 bits. (D) 16 bits.

Last Answer : (D) 16 bits.

Description : A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Last Answer : Ans: D A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.

Description : When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Last Answer : When an input signal A=01001 is applied to a NOT gate serially , it's output signal is

Description : The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : A

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

Description : In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter's output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum ... Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted

Last Answer : (B) Reduce the maximum quantization error.

Description : The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : (D) 11

Description : What will be the output of Q if J is HIGH, PS and CLR are HIGH, and the clock is going negative?

Last Answer : Set, or HIGH (1).

Description : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

Last Answer : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

Description : What is the decimal value of 20? 127) A) 2 B) 0 C) 1 D) 3

Last Answer : C) 1

Description : Convert the decimal number 0.0625 to binary. 100) A) 0000.0111 B) 0000.1110 C) 0000.0011 D) 0000.0001

Last Answer : D) 0000.0001

Description : What is the decimal value of 2-3? 74) A) 0.25 B) 0.75 C) 0.125 D) 0.8

Last Answer : C) 0.125

Description : Which binary value equals 2-1? 61) A) 1.0000 B) 0.0010 C) 0.0001 D) 0.1000

Last Answer : D) 0.1000

Description : What numeric symbols are used in the binary number system? 58) A) 0 through 8 B) 0, 1, 2 C) 1, 2 D) 0, 1

Last Answer : D) 0, 1

Description : What is the decimal value of 2 1? 35) A) 1 B) 4 C) 2 D) 0

Last Answer : C) 2

Description : What is the decimal value of 2 1? 35) A) 1 B) 4 C) 2 D) 0

Last Answer : C) 8716

Description : What is the decimal value of 2-1? 33) A) 0.1 B) 0.25 C) 0.5 D) 0.05

Last Answer : C) 0.5

Description : What is the decimal value of 2-2? 11) A) 0.5 B) 0.125 C) 0.2 D) 0.25

Last Answer : D) 0.25

Description : Convert the binary number 0000.1010 to decimal. 6) A) 0.10 B) 0.55 C) 0.50 D) 0.625

Last Answer : D) 0.625

Description : The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Last Answer : Ans: D CMOS logic low level is 0 volts approx.

Description : CMOS circuits are extensively used for ON-chip computers mainly because of their extremely (A) low power dissipation. (B) high noise immunity. (C) large packing density. (D) low cost.

Last Answer : Ans: C Because CMOS circuits have large packing density.

Description : Define Asynchronous sequential circuit?

Last Answer : In asynchronous sequential circuits change in input signals can affect memory element at any instant of time.

Description : Define synchronous sequential circuit

Last Answer : In synchronous sequential circuits, signals can affect the memory elements only at discrete instant of time.

Description : What are the different types of shift type?

Last Answer : There are five types. They are, Serial In Serial Out Shift Register Serial In Parallel Out Shift Register Parallel In Serial Out Shift Register Parallel In Parallel Out Shift Register Bidirectional Shift Register

Description : Define shift registers.

Last Answer : The binary information in a register can be moved from stage to stage within the register or into or out of the register upon application of clock ... arithmetic and logic operations used in microprocessors. This gives rise to group of registers called shift registers.

Description : Define registers.

Last Answer : A register is a group of flip-flops flip-flop can store one bit information. So an n-bit register has a group of n flip-flops and is capable of storing any binary information/number containing n-bits.

Description : What is a master-slave flip-flop?

Last Answer : A master-slave flip-flop consists of two flip-flops where one circuit serves as a master and the other as a slave.

Description : What is edge-triggered flip-flop?

Last Answer : The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive ... negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

Description : Define race around condition.

Last Answer : In JK flip-flop output is fed back to the input. Therefore change in the output results change in the input. Due to this in the positive half of the clock pulse if both J and K are high then output toggles continuously. This condition iscalled ‘race around condition’.

Description : What is the operation of T flip-flop?

Last Answer : T flip-flop is also known as Toggle flip-flop. • When T=0 there is no change in the output. • When T=1 the output switch to the complement state (ie) the output toggles.

Description : What is the operation of D flip-flop?

Last Answer : In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

Description : What are the different types of flip-flop?

Last Answer : There are various types of flip flops. Some of them are mentioned below they are, RS flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop

Description : Define Flip flop.

Last Answer : The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0 until directed by an input signal to change its state.

Description : What are the classification of sequential circuits?

Last Answer : The sequential circuits are classified on the basis of timing of their signals into two types. They are, 1)Synchronous sequential circuit. 2)Asynchronous sequential circuit.

Description : What do you mean by comparator

Last Answer : A comparator is a special combinational circuit designed primarily to compare the relative magnitude of two binary numbers.

Description : Define multiplexer

Last Answer : Multiplexer is a digital switch. If allows digital information from several sources to be routed onto a single output line.