The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

The output of SR flip flop when S=1, R=0 is
 (A) 1 (B) 0
(C) No change (D) High impedance
by

1 Answer

Answer :

Ans: A
As for the SR flip-flop S=set input R=reset input ,when S=1, R=0, Flip-flop will be set.
by

Related questions

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

What is a master-slave flip-flop?

Description : What is a master-slave flip-flop?

Last Answer : A master-slave flip-flop consists of two flip-flops where one circuit serves as a master and the other as a slave.

What is edge-triggered flip-flop?

Description : What is edge-triggered flip-flop?

Last Answer : The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive ... negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

What is the operation of T flip-flop?

Description : What is the operation of T flip-flop?

Last Answer : T flip-flop is also known as Toggle flip-flop. • When T=0 there is no change in the output. • When T=1 the output switch to the complement state (ie) the output toggles.

What is the operation of JK flip-flop?

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

What is the operation of D flip-flop?

Description : What is the operation of D flip-flop?

Last Answer : In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

What are the different types of flip-flop?

Description : What are the different types of flip-flop?

Last Answer : There are various types of flip flops. Some of them are mentioned below they are, RS flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop

Define Flip flop.

Description : Define Flip flop.

Last Answer : The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0 until directed by an input signal to change its state.

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Description : The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Last Answer : Ans: C MSI chip 7474 dual edge triggered D Flip-Flop.

The device which changes from serial data to parallel data is (A) COUNTER (B) MULTIPLEXER (C) DEMULTIPLEXER (D) FLIP-FLOP

Description : The device which changes from serial data to parallel data is (A) COUNTER (B) MULTIPLEXER (C) DEMULTIPLEXER (D) FLIP-FLOP

Last Answer : Ans: C The device which changes from serial data to parallel data is demultiplexer. (A demultiplexer takes in data from one line and directs it to any of its N outputs depending on the status of the select inputs.)

For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Description : For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Last Answer : Ans: C J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the previous output, the next state will be 0.

What is SR flip-flop ?

Description : What is SR flip-flop ?

Last Answer : SR Flip-flop is the simplest flip flop. The full form of SR is - Set Reset . In SR flip-flop, setting the output state to 1 or HIGH is called SET and 0 or LOW is called RESET . SR flip- ... formed by connecting two NAND gates or NOR gates and connecting the input of one to the output of the other .

Which of the following flip-flops is free from race condition ? (A) T flip-flop (B) SR flip-flop (C) Master-slave JK flip-flop (D) None of the above

Description : Which of the following flip-flops is free from race condition ? (A) T flip-flop (B) SR flip-flop (C) Master-slave JK flip-flop (D) None of the above

Last Answer : (C) Master-slave JK flip-flop

State functions of preset, clear, clock and SR inputs related to SR flip flop.

Description : State functions of preset, clear, clock and SR inputs related to SR flip flop.

Last Answer : Preset Input: is an asynchronous input to set the Q output to 1 Clear Input: is also asynchronous input to reset the Q output to 0 Clock Input: is used to input external logic clock pulse (HIGH-LO) to ... set the Q output. And R is the reset input which is used to reset Q output of the flipflop.

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Description : In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Last Answer : (D) Toggle 

A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’

Description : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

Last Answer : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : -

Description : A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - a) AND or OR gates b) XOR or XNOR gates c) NOR or NAND gates d) AND or NOR gates

Last Answer : A basic S -R flip-flop can be constructed by cross -coupling which basic logic gates : - NOR or NAND gates

In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:

Description : In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is:  (1) R=0, S=0 (2) R=1, S=0 (3) R=0, S=1 (4) R=1, S=1

Last Answer : In an unclocked R-S flip flop made of NOR gates, the forbidden input condition is: R=1, S=1

The number of flip flops contained in IC 7490 is (A) 2. (B) 3. (C) 4. (D) 10.

Description : The number of flip flops contained in IC 7490 is (A) 2. (B) 3. (C) 4. (D) 10.

Last Answer : (A) 2.

How many flip-flops are required to construct mod 30 counter (A) 5 (B) 6 (C) 4 (D) 8

Description : How many flip-flops are required to construct mod 30 counter (A) 5 (B) 6 (C) 4 (D) 8

Last Answer : (A) 5

How many flip flops are required to construct a decade counter (A) 10 (B) 3 (C) 4 (D) 2

Description : How many flip flops are required to construct a decade counter (A) 10 (B) 3 (C) 4 (D) 2

Last Answer : Ans: C Decade counter counts 10 states from 0 to 9 ( i.e. from 0000 to 1001 ) Thus four FlipFlop's are required.

A ring counter consisting of five Flip-Flops will have (A) 5 states (B) 10 states (C) 32 states (D) Infinite states.

Description : A ring counter consisting of five Flip-Flops will have (A) 5 states (B) 10 states (C) 32 states (D) Infinite states.

Last Answer : Ans: A A ring counter consisting of Five Flip-Flops will have 5 states.

How many Flip-Flops are required for mod–16 counter? (A) 5 (B) 6 (C) 3 (D) 4

Description : How many Flip-Flops are required for mod–16 counter? (A) 5 (B) 6 (C) 3 (D) 4

Last Answer : (D) 4

The bits are shifted and the first flip-flop receives its binary information from the____ a. Serial output b. Serial input c. Both d. None

Description : The bits are shifted and the first flip-flop receives its binary information from the____ a. Serial output b. Serial input c. Both d. None

Last Answer : b. Serial input

If a voltage (positive or negative) is measured on the "1" output of a flip-flop, what state is it in?

Description : If a voltage (positive or negative) is measured on the "1" output of a flip-flop, what state is it in?

Last Answer : SET state.

A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is :

Description :  A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

Last Answer : a

The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) By applying J = 1, K = 0 and using the clock. (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Description : When the set of input data to an even parity generator is 0111, the output will be (A) 1 (B) 0 (C) Unpredictable (D) Depends on the previous input

Last Answer : Ans: B In even parity generator if number of 1 is odd then output will be zero.

The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Description : A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Last Answer : Ans: D A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.

When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Description : When an input signal A=11001 is applied to a NOT gate serially, its output signal is (A) 00111. (B) 00110. (C) 10101. (D) 11001.

Last Answer : When an input signal A=01001 is applied to a NOT gate serially , it's output signal is

The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NOR gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : A

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter’s output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum quantization error. (C) Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted

Description : In successive-approximation A/D converter, offset voltage equal to 1/2 LSB is added to the D/A converter's output. This is done to (A) Improve the speed of operation. (B) Reduce the maximum ... Increase the number of bits at the output. (D) Increase the range of input voltage that can be converted

Last Answer : (B) Reduce the maximum quantization error.

If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Description : If the input to T-flipflop is 100 Hz signal, the final output of the three T-flipflops in cascade is (A) 1000 Hz (B) 500 Hz (C) 333 Hz (D) 12.5 Hz.

Last Answer : (D) 12.5 Hz.

The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Description : The NAND gate output will be low if the two inputs are (A) 00 (B) 01 (C) 10 (D) 11

Last Answer : (D) 11

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

SOD pin can drive a D flip-flop? a) SOD cannot drive any flip-flops. b) SOD cannot drive D flip-flop, but can drive any other flop-flops. c) Yes, SOD can drive D flop-flop. d) No, SOD cannot drive any other flop-flops except D flop-flop

Description : SOD pin can drive a D flip-flop? a) SOD cannot drive any flip-flops. b) SOD cannot drive D flip-flop, but can drive any other flop-flops. c) Yes, SOD can drive D flop-flop. d) No, SOD cannot drive any other flop-flops except D flop-flop

Last Answer : b) SOD cannot drive D flip-flop, but can drive any other flop-flops

I had a great uncle who said a 'flip-flop' was an old slang word for a radio. Has anyone else ever heard this?

Description : I had a great uncle who said a 'flip-flop' was an old slang word for a radio. Has anyone else ever heard this?

Last Answer : I never heard of that. I’m 67.

When I look at her, my heart does a flip-flop. Why?

Description : When I look at her, my heart does a flip-flop. Why?

Last Answer : JP Must be a case of puppy love. You made me stop and look at the picture of my two goldens that I keep on my desk. I lost them a few years ago. Enjoy every minute of your time with her.

Is the flip flop sandals on guys a fad or is it here to stay?

Description : Is the flip flop sandals on guys a fad or is it here to stay?

Last Answer : They are here to stay. I don't wear them because I'm desperate to fit in. I wear them because I like air on my feet. I'm also used to colder temperatures, so it's not a big deal to wear them ... better because there is colder air on my feet and they are easy to slip on if I have to run out quickly.

How many flip flop are required to store the binary value of 1101?

Description : How many flip flop are required to store the binary value of 1101?

Last Answer : What is the answer ?

15 things you never knew about tarek and christina from flip or flop?

Description : 15 things you never knew about tarek and christina from flip or flop?

Last Answer : Answer written by Urbo.com in March 21 2016It all started as an office romance.Tarek and Christina met at a real estate office. "We started our relationship working together," Christina said. Was it ... Scott's "Brother vs. Brother." What impromptu HGTV appearances are in store for them this year?

What's That Flip Flop Feeling My Heart Is Making?

Description : What's That Flip Flop Feeling My Heart Is Making?

Last Answer : A heart arrhythmia can be a life-threatening situation and requires medical attention. If you suffer with this heart condition chances are that you have already been counseled on avoiding stimulants. ... this activity will bring the heart back under control until medical attention can be consulted.

In a computer is capable to store single binary bit. A) Capacitor B) Flip flop C) Register D) Inductor

Description : In a computer is capable to store single binary bit. A) Capacitor B) Flip flop C) Register D) Inductor

Last Answer : Answer : B

Which of the following features is predicted by the Nicolson–Singer fluid mosaic model of biological membranes? (A) Membrane lipids do not diffuse laterally (B) Membrane lipid is primarily in a monolayer form (C) Membrane lipids freely flip-flop (D) Membrane proteins may diffuse laterally

Description : Which of the following features is predicted by the Nicolson–Singer fluid mosaic model of biological membranes? (A) Membrane lipids do not diffuse laterally (B) Membrane lipid is primarily in a monolayer form (C) Membrane lipids freely flip-flop (D) Membrane proteins may diffuse laterally

Last Answer : Answer : D

Which of the following is not a magnetic memory: a) Flip-flop b) Tape c) Drum d) Disk

Description : Which of the following is not a magnetic memory: a) Flip-flop b) Tape c) Drum d) Disk

Last Answer : Ans: A

The circuit used to store one bit of data is known as_____ A. Encoder B. OR C. Flip Flop D. None of the Above

Description : The circuit used to store one bit of data is known as_____ A. Encoder B. OR C. Flip Flop D. None of the Above

Last Answer : C. Flip Flop