Circuit A is a 1-bit adder; circuit B is a 1 bit multiplier. a. Circuit A has more gates than circuit B b. Circuit B has more gates than circuit A c. Circuit A has the same number of gates as circuit B

Circuit A is a 1-bit adder; circuit B is a 1 bit multiplier.
a. Circuit A has more gates than circuit B
b. Circuit B has more gates than circuit A
c. Circuit A has the same number of gates as circuit B
by

1 Answer

Answer :

a. Circuit A has more gates than circuit
by

Related questions

We say that a set of gates is logically complete if we can build any circuit without using any other kind of gates. Which of the following sets are logically complete a. set of {AND,OR} b. set of {EXOR, NOT} c. set of {AND,OR,NOT} d. None of the above

Description : We say that a set of gates is logically complete if we can build any circuit without using any other kind of gates. Which of the following sets are logically complete a. set of {AND,OR} b. set of {EXOR, NOT} c. set of {AND,OR,NOT} d. None of the above

Last Answer : c. set of {AND,OR,NOT}

What type of logic gates are added to a parallel adder to enable it to subtract?

Description : What type of logic gates are added to a parallel adder to enable it to subtract?

Last Answer : X-OR gates.

The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Description : The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Last Answer : (C) EX-OR gate and AND gate

Which of the following pair of gates can form a latch? a. a pair of cross coupled OR b. a pair of cross copled AND c. a pair of cross coupled NAND d. a cross coupled NAND/OR

Description : Which of the following pair of gates can form a latch? a. a pair of cross coupled OR b. a pair of cross copled AND c. a pair of cross coupled NAND d. a cross coupled NAND/OR

Last Answer : c. a pair of cross coupled NAND

The size of the ROM required to build an 8-bit adder/subtractor with mode control, carry input, carry output and two’s complement overflow output is given as

Description : The size of the ROM required to build an 8-bit adder/subtractor with mode control, carry input, carry output and two’s complement overflow output is given as

Last Answer : (B) 218 × 10

The fast carry or look-ahead carry circuits found in most 4-bit parallel-adder circuits:

Description : The fast carry or look-ahead carry circuits found in most 4-bit parallel-adder circuits:  (1) Increase ripple delay (2) Add a 1 to complemented inputs (3) Reduce propagation delay (4) Determine sign and magnitude

Last Answer : The fast carry or look-ahead carry circuits found in most 4-bit parallel-adder circuits: Reduce propagation delay.

The least significant bit of the binary number, which is equivalent to any odd decimal number, is: a. 0 b. 1 c. 1 or 0 d. 3

Description : The least significant bit of the binary number, which is equivalent to any odd decimal number, is: a. 0 b. 1 c. 1 or 0 d. 3

Last Answer : a. 0

What type of adder is used to handle a carry from a previous circuit?

Description : What type of adder is used to handle a carry from a previous circuit?

Last Answer : Full adder.

What is the difference between a summing amplifier and an adder circuit?

Description : What is the difference between a summing amplifier and an adder circuit?

Last Answer : The adder simply adds the input signals together while the summing amplifier multiplies the sum of the input signals by the gain of circuit.

A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Description : A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Last Answer : Ans: D A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.

Which of the following is a sequential circuit? (A) Multiplexer (B) Decoder (C) Counter (D) Full adder

Description : Which of the following is a sequential circuit? (A) Multiplexer (B) Decoder (C) Counter (D) Full adder

Last Answer : (C) Counter

Describe how Op-Amp is used as adder using circuit diagram and output voltage equation.

Description : Describe how Op-Amp is used as adder using circuit diagram and output voltage equation.

Last Answer : Summing Amplifier Circuit In this simple summing amplifier circuit, the output voltage, ( Vout ) now becomes proportional to the sum of the input voltages, V1, V2, V3, etc. Then we can ... to the non-inverting input of the op-amp, it will produce the positive sum of the input voltages.

A full adder is a combinational circuit that performs the arithmetic sum of three input bits and produces a

Description : A full adder is a combinational circuit that performs the arithmetic sum of three input bits and produces a (a) sum output (b) sum output and a carry (c) sum output with two carries (d) two sums with two carries

Last Answer : A full adder us an a combination logical circuit which will produces an sum and carry when ever more than two inputs were given.

List the 16 – bit registers of 8085 microprocessor.

Description : List the 16 – bit registers of 8085 microprocessor.

Last Answer : Stack pointer (SP) and Program counter (PC).

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088

Which is 16 Bit microprocessor: a. 8088 b. 8086 c. 8085 d. All of these

Description : Which is 16 Bit microprocessor: a. 8088 b. 8086 c. 8085 d. All of these

Last Answer : d. All of these

How many bit microprocessor developed by Intel: a. 4 bit b. 8 bit c. 32 bit d. 64 bit

Description : How many bit microprocessor developed by Intel: a. 4 bit b. 8 bit c. 32 bit d. 64 bit

Last Answer : b. 8 bit

Calculator are based on______ microprocessor: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Description : Calculator are based on______ microprocessor: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Description : How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

The evolution of the 4 bit microprocessor ended when Intel released in: a. 4004 b. 8008 c. 40964 d. 4040

Description : The evolution of the 4 bit microprocessor ended when Intel released in: a. 4004 b. 8008 c. 40964 d. 4040

Last Answer : d. 4040

How many bit MC6800 microprocessor: a. 4-bit b. 8-bit c. 16-bit d. 32-bit

Description : How many bit MC6800 microprocessor: a. 4-bit b. 8-bit c. 16-bit d. 32-bit

Last Answer : b. 8-bit

Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Description : Motorola introduced 32 bit RISC processor called______: a. MC 88100 b. MC 81100 c. MC 80100 d. MC 81000

Last Answer : a. MC 88100

Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Description : Motorola introduced _____ processor: a. 2 bit-RISC b. 4 bit-RISC c. 8 bit-RISC d. 32 bit-RISC

Last Answer : d. 32 bit-RISC

How many bit microprocessor in the era marked beginning of fourth generation: a. 4 bit b. 8 bit c. 16 bit d. 32 bit

Description : How many bit microprocessor in the era marked beginning of fourth generation: a. 4 bit b. 8 bit c. 16 bit d. 32 bit

Last Answer : d. 32 bit

Third generation microprocessor is dominated by____ microprocessor: a. 8 bit b. 4 bit c. 16 bit d. 64 bit

Description : Third generation microprocessor is dominated by____ microprocessor: a. 8 bit b. 4 bit c. 16 bit d. 64 bit

Last Answer : c. 16 bit

The beginning of very efficient____ microprocessor in second generation: a. 4-bit b. 8-bit c. 16-bit d. 64-bit

Description : The beginning of very efficient____ microprocessor in second generation: a. 4-bit b. 8-bit c. 16-bit d. 64-bit

Last Answer : b. 8-bit

The ascending order or a data Hierarchy is a. bit - bytes - fields - record - file - database b. bit - bytes - record - field - file - database c. bytes - bit- field - record - file - database d. bytes -bit - record - field - file - database

Description : The ascending order or a data Hierarchy is a. bit - bytes - fields - record - file - database b. bit - bytes - record - field - file - database c. bytes - bit- field - record - file - database d. bytes -bit - record - field - file - database

Last Answer : a. bit - bytes - fields - record - file - database

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

bit Microprocessor __________ a) Intel 4040 b) Pentium – I c) 8088 d) Motorala MC-6801

Description : bit Microprocessor __________ a) Intel 4040 b) Pentium – I c) 8088 d) Motorala MC-6801

Last Answer : d) Motorala MC-6801

A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Which type of computers uses the 8-bit code called EBCDIC? a. Minicomputers b. Microcomputers c. Mainframe computers d. Super computer

Description : Which type of computers uses the 8-bit code called EBCDIC? a. Minicomputers b. Microcomputers c. Mainframe computers d. Super computer

Last Answer : c. Mainframe computers

The original ASCII code used…bits of each byte, reserving that last bit for error checking a. 5 b. 6 c. 7 d. 8

Description : The original ASCII code used…bits of each byte, reserving that last bit for error checking a. 5 b. 6 c. 7 d. 8

Last Answer : c. 7

A technique used by codes to convert an analog signal into a digital bit stream is known as a. Pulse code modulation b. Pulse stretcher c. Query processing d. Queue management

Description : A technique used by codes to convert an analog signal into a digital bit stream is known as a. Pulse code modulation b. Pulse stretcher c. Query processing d. Queue management

Last Answer : a. Pulse code modulation

A 32 bit microprocessor has the word length equal to a. 2 byte b. 32 byte c. 4 byte d. 8 byte

Description : A 32 bit microprocessor has the word length equal to a. 2 byte b. 32 byte c. 4 byte d. 8 byte

Last Answer : c. 4 byte

A byte consists of a. One bit b. Four bits c. Eight bits d. Sixteen bits

Description : A byte consists of a. One bit b. Four bits c. Eight bits d. Sixteen bits

Last Answer : c. Eight bits

Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : b. Binary codes

Which of the following is associated with error detector? a. Odd parity bit b. Even parity bit c. Both of the above d. None of above

Description : Which of the following is associated with error detector? a. Odd parity bit b. Even parity bit c. Both of the above d. None of above

Last Answer : c. Both of the above

The data recording format in most of the modern magnetic tape is a. 7-bit ASCII b. 7-bit EBCDIC c. 8-bit ASCII d. 8-bit EBCDIC

Description : The data recording format in most of the modern magnetic tape is a. 7-bit ASCII b. 7-bit EBCDIC c. 8-bit ASCII d. 8-bit EBCDIC

Last Answer : d. 8-bit EBCDIC

BCD is a. Binary Coded Decimal b. Bit Coded Decimal c. Binary Coded Digit d. Bit Coded Digit

Description : BCD is a. Binary Coded Decimal b. Bit Coded Decimal c. Binary Coded Digit d. Bit Coded Digit

Last Answer : a. Binary Coded Decimal

EBCDIC stands for a. Extended Binary Coded Decimal Interchange Code b. Extended Bit Code Decimal Interchange Code c. Extended Bit Case Decimal Interchange Code d. Extended Binary Case Decimal Interchange Code

Description : EBCDIC stands for a. Extended Binary Coded Decimal Interchange Code b. Extended Bit Code Decimal Interchange Code c. Extended Bit Case Decimal Interchange Code d. Extended Binary Case Decimal Interchange Code

Last Answer : a. Extended Binary Coded Decimal Interchange Code

How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Description : How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Last Answer : c. 8 bit

How many bit of MAR register: a. 8-bit b. 16-bit c. 32-bit d. 64-bit

Description : How many bit of MAR register: a. 8-bit b. 16-bit c. 32-bit d. 64-bit

Last Answer : b. 16-bit

In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Description : The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Last Answer : b. 10 bit

A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Description : A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Last Answer : c. 65536