We say that a set of gates is logically complete if we can build any circuit without using any other kind of gates. Which of the following sets are logically complete a. set of {AND,OR} b. set of {EXOR, NOT} c. set of {AND,OR,NOT} d. None of the above

We say that a set of gates is logically complete if we can build any circuit without using any other kind  of gates. Which of the following sets are logically complete
a. set of {AND,OR}
b. set of {EXOR, NOT}
c. set of {AND,OR,NOT}
d. None of the above
by

1 Answer

Answer :

c. set of {AND,OR,NOT}
by

Related questions

Circuit A is a 1-bit adder; circuit B is a 1 bit multiplier. a. Circuit A has more gates than circuit B b. Circuit B has more gates than circuit A c. Circuit A has the same number of gates as circuit B

Description : Circuit A is a 1-bit adder; circuit B is a 1 bit multiplier. a. Circuit A has more gates than circuit B b. Circuit B has more gates than circuit A c. Circuit A has the same number of gates as circuit B

Last Answer : a. Circuit A has more gates than circuit

Which of the following pair of gates can form a latch? a. a pair of cross coupled OR b. a pair of cross copled AND c. a pair of cross coupled NAND d. a cross coupled NAND/OR

Description : Which of the following pair of gates can form a latch? a. a pair of cross coupled OR b. a pair of cross copled AND c. a pair of cross coupled NAND d. a cross coupled NAND/OR

Last Answer : c. a pair of cross coupled NAND

When the write enable input is not asserted, the gated D latch ______ its output. a. can not change b. clears c. sets d. complements

Description : When the write enable input is not asserted, the gated D latch ______ its output. a. can not change b. clears c. sets d. complements

Last Answer : a. can not change

Different components on the motherboard of a PC processor unit are linked together by sets or parallel electrical conducting lines. What are these lines called? a. Conductors b. Buses c. Connectors d. Connectively

Description : Different components on the motherboard of a PC processor unit are linked together by sets or parallel electrical conducting lines. What are these lines called? a. Conductors b. Buses c. Connectors d. Connectively

Last Answer : b. Buses

What is the function of watchdog timer? a) The watchdog Timer is an external timer that resets the system if the software fails to operate properly. b) The watchdog Timer is an internal timer that sets the system if the software fails to operate properly. c) The watchdog Timer is an internal timer that resets the system if the software fails to operate properly. d) None of them

Description : What is the function of watchdog timer? a) The watchdog Timer is an external timer that resets the system if the software fails to operate properly. b) The watchdog Timer is an internal timer ... internal timer that resets the system if the software fails to operate properly. d) None of them

Last Answer : b) The watchdog Timer is an internal timer that sets the system if the software fails to operate properly.

What is the function of watchdog timer? a) The watchdog Timer is an external timer that resets the system if the software fails to operate properly. b) The watchdog Timer is an internal timer that sets the system if the software fails to operate properly. c) The watchdog Timer is an internal timer that resets the system if the software fails to operate properly. d) None of them

Description : What is the function of watchdog timer? a) The watchdog Timer is an external timer that resets the system if the software fails to operate properly. b) The watchdog Timer is an internal timer ... internal timer that resets the system if the software fails to operate properly. d) None of them

Last Answer : c) The watchdog Timer is an internal timer that resets the system if the software fails to operate properly.

The complete set of only those Logic Gates designated as Universal Gates is

Description : The complete set of only those Logic Gates designated as Universal Gates is  (A) NOT, OR and AND Gates (B) XNOR, NOR and NAND Gates (C) NOR and NAND Gates (D) XOR, NOR and NAND Gates

Last Answer : The complete set of only those Logic Gates designated as Universal Gates is NOR and NAND Gates

Which of the following is NOT a characteristic of glass ionomer cements? a. strong in compression but weaker in tension True b. the matrix is formed during the initial set of the cement c. sets via an ion exchange reaction that continues for at least 24 hours true d. suitable for use as a core build up material in anterior teeth

Description : Which of the following is NOT a characteristic of glass ionomer cements? a. strong in compression but weaker in tension True b. the matrix is formed during the initial set of the cement c. sets via ... for at least 24 hours true d. suitable for use as a core build up material in anterior teeth

Last Answer : d. suitable for use as a core build up material in anterior teeth

Build using minimum number of CMOS gates.

Description : Build using minimum number of CMOS gates. Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

Last Answer : Three input NAND gate. Two input NOR gate Three input NOR gate Two input AND gate Two input OR gate

A virtual circuit which is logically equivalent to a two-point dedicated private-line circuit except slower

Description : A virtual circuit which is logically equivalent to a two-point dedicated private-line circuit except slower

Last Answer : Permanent Virtual Circuit

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

A complete microcomputer system consists of a. microprocessor b. memory c. peripheral equipment d. all of above

Description : A complete microcomputer system consists of a. microprocessor b. memory c. peripheral equipment d. all of above

Last Answer : d. all of above

The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Description : The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Last Answer : a. Read

MOC stands for: a. Memory operation complex b. Micro operation complex c. Memory operation complete d. None of these

Description : MOC stands for: a. Memory operation complex b. Micro operation complex c. Memory operation complete d. None of these

Last Answer : c. Memory operation complete

What can you tell from people’s relationships with their exes? Some people say hi to their exes every so often. Some people are blocked on the socials by their exes and then there is every flavor in between. What conclusions can you logically draw?

Description : What can you tell from people’s relationships with their exes? Some people say hi to their exes every so often. Some people are blocked on the socials by their exes and then there is every flavor in between. What conclusions can you logically draw?

Last Answer : If they have exes and somehow they All ended absolutely horrible, going as far as to becoming enemies and quoting the famous "she was crazy" without saying any fault on their part, I'll assume they were a big contribution to the problem.

Is there a way to logically talk someone out of a belief when they arrived at the belief without logic?

Description : Is there a way to logically talk someone out of a belief when they arrived at the belief without logic?

Last Answer : Only if they allow you to. You can show someone logic and fact, but you can’t force them to understand or believe. It seems some people prefer to form opinions based on feelings rather than logic.

Which of the following statement(s) is/are true with respect to software architecture? S1: Coupling is a measure of how well the things grouped together in a module belong together logically. S2: Cohesion is a measure of the degree of interaction between software modules. S3: If coupling is low and cohesion is high then it is easier to change one module without affecting others. (1) Only S1 and S2 (2) Only S3 (3) All of S1, S2 and S3 (4) Only S1

Description : Which of the following statement(s) is/are true with respect to software architecture? S1: Coupling is a measure of how well the things grouped together in a module belong together logically. S2: Cohesion is a measure of the ... ) Only S1 and S2 (2) Only S3 (3) All of S1, S2 and S3 (4) Only S1

Last Answer : Answer: 2

Draw the circuit diagram for AND and OR gates using diodes.

Description : Draw the circuit diagram for AND and OR gates using diodes.

Last Answer : Diode AND gate :Diode OR gate : 

Most important advantage of an IC is its a. Easy replacement in case of circuit failure b. Extremely high reliability c. Reduced cost d. Low powers consumption

Description : Most important advantage of an IC is its a. Easy replacement in case of circuit failure b. Extremely high reliability c. Reduced cost d. Low powers consumption

Last Answer : b. Extremely high reliability

An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : d. Fabricated on a tiny silicon chip

Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Description : Interface electronic circuit is used to interconnect I/O devices to a computer’s CPU or a. ALU b. Memory c. Buffer d. Register

Last Answer : b. Memory

Personal computers use a number of chips mounted on a main circuit board. What is the common name for such boards? a. Daughter board b. Motherboard c. Father board d. Breadboard

Description : Personal computers use a number of chips mounted on a main circuit board. What is the common name for such boards? a. Daughter board b. Motherboard c. Father board d. Breadboard

Last Answer : d. Breadboard

The latest PC keyboards use a circuit that senses the movement by the change in its capacitance, a. Capacitance keyboard b. Mechanical keyboard c. Qwerty keyboard d. Dvorak keyboard

Description : The latest PC keyboards use a circuit that senses the movement by the change in its capacitance, a. Capacitance keyboard b. Mechanical keyboard c. Qwerty keyboard d. Dvorak keyboard

Last Answer : a. Capacitance keyboard

Most important advantage of an IC is its a. Easy replacement in case of circuit failure b. Extremely high reliability c. Reduced cost d. Lower power consumption

Description : Most important advantage of an IC is its a. Easy replacement in case of circuit failure b. Extremely high reliability c. Reduced cost d. Lower power consumption

Last Answer : b. Extremely high reliability

An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Description : An integrated circuit is a. A complicated circuit b. An integrating device c. Much costlier than a single transistor d. Fabricated on a tiny silicon chip

Last Answer : d. Fabricated on a tiny silicon chip

Binary circuit elements have a. One stable state b. Two stable state c. Three stable state d. None of above

Description : Binary circuit elements have a. One stable state b. Two stable state c. Three stable state d. None of above

Last Answer : b. Two stable state

MSI stands for a. Medium Scale Integrated Circuits b. Medium System Integrated Circuits c. Medium Scale Intelligent Circuit d. Medium System Intelligent Circuit

Description : MSI stands for a. Medium Scale Integrated Circuits b. Medium System Integrated Circuits c. Medium Scale Intelligent Circuit d. Medium System Intelligent Circuit

Last Answer : b. Medium System Integrated Circuits

Which storage technique dose not decoding circuit: a. Linear decoding b. Fully decoding c. Partially d. None of these

Description : Which storage technique dose not decoding circuit: a. Linear decoding b. Fully decoding c. Partially d. None of these

Last Answer : a. Linear decoding

Microprocessor is a/an _______ circuit that functions as the CPU of the compute

Description : Microprocessor is a/an _______ circuit that functions as the CPU of the compute  A. electronic B. mechanic C. integrating D. processing

Last Answer : Microprocessor is a/an electronic  circuit that functions as the CPU of the compute 

Using DeMorgan's Theorem we can convert any AND-OR structure into a. NAND-NAND b. OR-NAND c. NAND-NOR d. NOR-NAND

Description : Using DeMorgan's Theorem we can convert any AND-OR structure into a. NAND-NAND b. OR-NAND c. NAND-NOR d. NOR-NAND

Last Answer : a. NAND-NAND

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : a) EA, high, internal, external

The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Description : The gates required to build a half adder are (A) EX-OR gate and NOR gate (B) EX-OR gate and OR gate (C) EX-OR gate and AND gate (D) Four NAND gates.

Last Answer : (C) EX-OR gate and AND gate

A single transistor can be used to build which of the following digital logic gates : -

Description : A single transistor can be used to build which of the following digital logic gates : - a) AND gates b) OR gates c) NOT gates d) NAND gates

Last Answer : a

How many operations are there in the instruction set of 8085 microprocessor?

Description : How many operations are there in the instruction set of 8085 microprocessor?

Last Answer : There are 74 operations in the 8085 microprocessor.

CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Description : CISC stands for: a. Complex instruction set computer b. Camper instruct set of computer c. Compared instruction set computer d. None of these

Last Answer : a. Complex instruction set computer

RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Description : RISC stands for: a. Reduced Instruction set computer b. Reduced Instruct set compare c. Reduced instruction stands computer d. All of these 107. DEC stands for:

Last Answer : a. Reduced Instruction set computer

ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Description : ISA stands for: a. Instruct set area b. Instruction set architecture c. Both a and b d. None of these

Last Answer : b. Instruction set architecture

RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Description : RISC stands for: a. Reduced Instruction Set Computer b. Reduced Intergraded Set Computer c. Resource Instruction Set Computer d. Resource Instruction System Computer

Last Answer : a. Reduced Instruction Set Computer

CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Description : CISC stands for: a. Complex Instruction System Computer b. Complex Instruction Set Car c. Complex Instruction Set Computer d. None of these

Last Answer : c. Complex Instruction Set Computer

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Description : 8253, 8257 c) 8257,8251 d)8251,825721.Consider the following set of 8085 instruction.MVI A,82HORA AJP DSPLYXRA ADSPLY:OUT PORT1HLT.The output at PORT1 isa) 00H b) FFH c) 92H d) 11H

Last Answer : a) 00H

In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Description : A set of information that defines the status of resources allocated to a process is a. Process control b. ALU c. Register Unit d. Process description

Last Answer : d. Process description

A set of register which contain are: a. data b. memory addresses c. result d. all of these

Description : A set of register which contain are: a. data b. memory addresses c. result d. all of these

Last Answer : d. all of these

In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Description : In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Last Answer : c) SM2 , 9DH

Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Description : Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Last Answer : a) 0013H, either TI or RI flag is set

Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Description : Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Last Answer : JB P1.0, bit

Which of the following is of type memory initialized Directive? i) DS ii) SET iii) DW iv) DBIT a) i, iii b) ii c) iii d) iv, ii

Description : Which of the following is of type memory initialized Directive? i) DS ii) SET iii) DW iv) DBIT a) i, iii b) ii c) iii d) iv, ii

Last Answer : b) ii

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : a) IE