The system is notified of a read or write operation by ___________ a) Appending an extra bit of the address b) Enabling the read or write bits of the devices c) Raising an appropriate interrupt signal d) Sending a special signal along the BUS

The system is notified of a read or write
operation by ___________
a) Appending an extra bit of the address
b) Enabling the read or write bits of the
devices
c) Raising an appropriate interrupt signal
d) Sending a special signal along the BUS
by

1 Answer

Answer :

Sending a special signal along the BUS
by

Related questions

The usual BUS structure used to connect the I/O devices is ___________ a) Star BUS structure b) Multiple BUS structure c) Single BUS structure d) Node to Node BUS structure

Description : The usual BUS structure used to connect the I/O devices is ___________ a) Star BUS structure b) Multiple BUS structure c) Single BUS structure d) Node to Node BUS structure

Last Answer : Single BUS structure

Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Description : Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Last Answer : d. Allof these

The advantage of I/O mapped devices to memory mapped is ___________ a) The former offers faster transfer of datab) The devices connected using I/O mapping have a bigger buffer space c) The devices have to deal with fewer address lines d) No advantage as such

Description : The advantage of I/O mapped devices to memory mapped is ___________ a) The former offers faster transfer of datab) The devices connected using I/O mapping have a bigger buffer space c) The devices have to deal with fewer address lines d) No advantage as such

Last Answer : The devices have to deal with fewer address lines

To overcome the lag in the operating speeds of the I/O device and the processor we use ___________ a) BUffer spaces b) Status flags c) Interrupt signals d) Exceptions

Description : To overcome the lag in the operating speeds of the I/O device and the processor we use ___________ a) BUffer spaces b) Status flags c) Interrupt signals d) Exceptions

Last Answer : Status flags

In intel’s IA-32 architecture there is a separate 16 bit address space for the I/O devices. a) False b) True

Description : In intel’s IA-32 architecture there is a separate 16 bit address space for the I/O devices. a) False b) True

Last Answer : True

In memory-mapped I/O ____________ a) The I/O devices and the memory share the same address space b) The I/O devices have a separate address space c) The memory and I/O devices have an associated address space d) A part of the memory is specifically set aside for the I/O operation

Description : In memory-mapped I/O ____________ a) The I/O devices and the memory share the same address space b) The I/O devices have a separate address space c) The memory and I/O devices have an associated address space d) A part of the memory is specifically set aside for the I/O operation

Last Answer : The I/O devices and the memory share the same address space

Bit stuffing refers to a. inserting a 0 in user stream to differentiate it with a flagb. inserting a 0 in flag stream to avoid ambiguity c. appending a nipple to the flag sequence d. appending a nipple to the use data stream

Description : Bit stuffing refers to a. inserting a 0 in user stream to differentiate it with a flag b. inserting a 0 in flag stream to avoid ambiguity c. appending a nipple to the flag sequence d. appending a nipple to the use data stream

Last Answer : a. inserting a 0 in user stream to differentiate it with a flag

Explain processes of interrupt enabling and disabling in 8051.

Description : Explain processes of interrupt enabling and disabling in 8051.

Last Answer : Interrupts are the events that temporarily suspend the main program, pass the control to the external sources and execute their task. It then passes the control to the main program where it had left off. ... interrupts. Its bit sequence and their meanings are shown in the following figure.

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

.The __________ addresses the technical challenges involved in enabling heterogeneous cloud computing systems to interoperate seamlessly a) Logical and Operational Level b) Infrastructure Level c) None of the above d) Conceptual Level

Description : .The __________ addresses the technical challenges involved in enabling heterogeneous cloud computing systems to interoperate seamlessly a) Logical and Operational Level b) Infrastructure Level c) None of the above d) Conceptual Level

Last Answer : Infrastructure Level

The method of accessing the I/O devices by repeatedly checking the status flags is ___________ a) Program-controlled I/O b) Memory-mapped I/O c) I/O mapped CSE-R17.BLOGSPOT.COM d) None of the mentioned

Description : The method of accessing the I/O devices by repeatedly checking the status flags is ___________ a) Program-controlled I/O b) Memory-mapped I/O c) I/O mapped CSE-R17.BLOGSPOT.COM d) None of the mentioned

Last Answer : Program-controlled I/O

A special request originated from some device to the CPU to acquire some of its time is called ___________ a) Disturbance b) Attenuation c) Interrupt d) Noise

Description : A special request originated from some device to the CPU to acquire some of its time is called ___________ a) Disturbance b) Attenuation c) Interrupt d) Noise

Last Answer : Answer: c Explanation: An interrupt is a kind of request which takes control of the system bus for some time, then performs all the operations and gives back control to the CPU. It is usually identified by some number and is handled by the interrupt controller

Which interrupt is not level sensitive in 8085? a) RST6.5 is a raising edge-trigging interrupt. b) RST7.5 is a raising edge-trigging interrupt. c) a & b.

Description : Which interrupt is not level sensitive in 8085? a) RST6.5 is a raising edge-trigging interrupt. b) RST7.5 is a raising edge-trigging interrupt. c) a & b.

Last Answer : b) RST7.5 is a raising edge-trigging interrupt.

Bits can be sent over guided and unguided media as analog signal by ___________ a. digital modulation b. amplitude modulation c. frequency modulation d. phase modulation

Description : Bits can be sent over guided and unguided media as analog signal by ___________ a. digital modulation b. amplitude modulation c. frequency modulation d. phase modulation

Last Answer : a. digital modulation

In IPv6,a ___________ address is anaddress of 96 bits of zero followed by32 bits of IPv4 address. A) link local B) site local C) mapped D) none of the above

Description : In IPv6,a ___________ address is anaddress of 96 bits of zero followed by32 bits of IPv4 address. A) link local B) site local C) mapped D) none of the above

Last Answer : none of the above

The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Description : The processor 80386/80486 and the Pentium processor uses _____ bits address bus: a. 16 b. 32 c. 36 d. 64

Last Answer : b. 32

The ______ technique expands the bandwidthof a signal by replacing each data bit with n bits. A) FDM B) DSSS C) FHSS D) TDM

Description : The ______ technique expands the bandwidthof a signal by replacing each data bit with n bits. A) FDM B) DSSS C) FHSS D) TDM

Last Answer : DSSS

Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Description : Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Last Answer : d. 256

Adding bits to synchronize one digital signal to another is called: a. bit stuffing b. bit-synch c. SDH d. WDM

Description : Adding bits to synchronize one digital signal to another is called: a. bit stuffing b. bit-synch c. SDH d. WDM

Last Answer : a. bit stuffing

The baud rate of a signal is 600 baud/second. If each signal unit carries 6 bits, then the bit rate of a signal is ................. (A) 3600 (B) 100 (C) 6/600 (D) None of the above

Description : The baud rate of a signal is 600 baud/second. If each signal unit carries 6 bits, then the bit rate of a signal is ................. (A) 3600 (B) 100 (C) 6/600 (D) None of the above

Last Answer : (A) 3600 

An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, then baud rate and bit rate of the signal are ............... and .............. (A) 4000 bauds \ sec & 1000 bps (B) 2000 bauds \ sec & 1000 bps (C) 1000 bauds \ sec & 500 bps (D) 1000 bauds \ sec & 4000 bps

Description : An analog signal carries 4 bits in each signal unit. If 1000 signal units are sent per second, then baud rate and bit rate of the signal are ............... and .............. (A) 4000 bauds \ sec & ... (B) 2000 bauds \ sec & 1000 bps (C) 1000 bauds \ sec & 500 bps (D) 1000 bauds \ sec & 4000 bps

Last Answer : (D) 1000 bauds \ sec & 4000 bps Explanation: Bit rate is the number of bits per second. Baud rate is the number of signal units per second. Baud rate is less than or equal to the bit rate. Baud rate = 1000 bauds per second (baud/s) Bit rate = 1000 x 4 = 4000 bps

An analog signal has a bit rate of 6000 bps and a baud rate of 2000 baud. How many data elements are carried by each signal element ? (A) 0.336 bits/baud (B) 3 bits/baud (C) 120,00,000 bits/baud (D) None of the above

Description : An analog signal has a bit rate of 6000 bps and a baud rate of 2000 baud. How many data elements are carried by each signal element ? (A) 0.336 bits/baud (B) 3 bits/baud (C) 120,00,000 bits/baud (D) None of the above

Last Answer : (B) 3 bits/baud

Suppose a digitized voice channel is made by digitizing 8 kHz bandwidth analog voice signal. It is required to sample the signal at twice the highest frequency (two samples per hertz). What is the bit rate required, if it is assumed that each sample requires 8 bits? (A) 32 kbps (B) 64 kbps (C) 128 kbps (D) 256 kbps

Description : Suppose a digitized voice channel is made by digitizing 8 kHz bandwidth analog voice signal. It is required to sample the signal at twice the highest frequency (two samples per hertz). What is the bit rate required, if it ... sample requires 8 bits? (A) 32 kbps (B) 64 kbps (C) 128 kbps (D) 256 kbps

Last Answer : (C) 128 kbps

Which operation is used to shift the content of an operand to one or more bits to provide necessary variation: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Description : Which operation is used to shift the content of an operand to one or more bits to provide necessary variation: a. Logical and bit manipulation b. Shift manipulation c. Circular manipulation d. None of these

Last Answer : b. Shift manipulation

Interconnection of Internet and computing devices embedded in everyday objects, enabling them to send and receive data is called_____________ A. Internet of Things B. Network Interconnection C. Object Determination D. None of these

Description : Interconnection of Internet and computing devices embedded in everyday objects, enabling them to send and receive data is called_____________ A. Internet of Things B. Network Interconnection C. Object Determination D. None of these 

Last Answer : A. Internet of Things 

A memory unit stores 2^16 bytes in 32-bit words. How many address bits are necessary in order to retrieve a single word from this memory unit?

Description : A memory unit stores 2^16 bytes in 32-bit words. How many address bits are necessary in order to retrieve a single word from this memory unit?

Last Answer : Each word is 4 bytes, which occupies 4 consecutive addresses at 16 bits each. The first 14 bits of these addresses will be the same, differing only in the two least significant bits. You only need to specify the first 14 bits, because there are only 2^14 words occupying those 2^16 bytes.

The least significant 23 bits in a 48-bit Ethernet address identify a ________. A) multicast router B) host C) multicast group D) noneof the above

Description : The least significant 23 bits in a 48-bit Ethernet address identify a ________. A) multicast router B) host C) multicast group D) noneof the above

Last Answer : multicast group

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : a) IE

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

RIM is used to check whether, ______ a) The write operation is done or not b) The interrupt is Masked or not c) a & b

Description : RIM is used to check whether, ______ a) The write operation is done or not b) The interrupt is Masked or not c) a & b

Last Answer : b) The interrupt is Masked or not

What is the role of virtualization in cloud computing? A. It removes operating system inefficiencies. B. It improves the performance of web applications. C. It optimizes the utilization of computing resources. D. It adds extra load to the underlying physical infrastructure and has no role in cloud computing.

Description : What is the role of virtualization in cloud computing? A. It removes operating system inefficiencies. B. It improves the performance of web applications. C. It optimizes the utilization of ... . It adds extra load to the underlying physical infrastructure and has no role in cloud computing.

Last Answer : It adds extra load to the underlying physical infrastructure and has no role in cloud computing.

What is the role of virtualization in cloud computing? A. It removes operating system inefficiencies. B. It improves the performance of web applications. C. It optimizes the utilization of computing resources. D. It adds extra load to the underlying physical infrastructure and has no role in cloud computing

Description : What is the role of virtualization in cloud computing? A. It removes operating system inefficiencies. B. It improves the performance of web applications. C. It optimizes the utilization of ... . It adds extra load to the underlying physical infrastructure and has no role in cloud computing

Last Answer : It adds extra load to the underlying physical infrastructure and has no role in cloud computing.

The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Description : The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Last Answer : b. Write

Which is not the control bus signal: a. READ b. WRITE c. RESET

Description : Which is not the control bus signal: a. READ b. WRITE c. RESET

Last Answer : c. RESET

........... a record means a new record to the file. A) Amending B) Updating C) Editing D) Appending

Description : ........... a record means a new record to the file. A) Amending B) Updating C) Editing D) Appending

Last Answer : D) Appending

The message in pub/sub is an opaque blob of ________ a) Bits b) Bytes c) Word d) Nibble

Description : The message in pub/sub is an opaque blob of ________ a) Bits b) Bytes c) Word d) Nibble

Last Answer : Bytes

CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Description : CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : b. Data bus

Open-system ___________ tends to evolve more quickly than proprietary systems. A. hardware B. software C. hardware and software D. None of the above

Description : Open-system ___________ tends to evolve more quickly than proprietary systems. A. hardware B. software C. hardware and software D. None of the above

Last Answer : hardware and software

The capability of a system to adapt the increased service load is called ___________ a) scalability b) tolerance c) capacity d) none of the mentioned

Description : The capability of a system to adapt the increased service load is called ___________ a) scalability b) tolerance c) capacity d) none of the mentioned

Last Answer : scalability

In distributed system, each processor has its own ___________ a) local memory b) clock c) both local memory and clock d) none of the mentioned

Description : In distributed system, each processor has its own ___________ a) local memory b) clock c) both local memory and clock d) none of the mentioned

Last Answer : both local memory and clock

For the 8-bit word 00111001, the check bits stored with it would be 0111. Suppose when the word is read from memory, the check bits are calculated to be 1101. What is the data word that was read from memory? (A) 10011001 (B) 00011001 (C) 00111000 (D) 11000110

Description : For the 8-bit word 00111001, the check bits stored with it would be 0111. Suppose when the word is read from memory, the check bits are calculated to be 1101. What is the data word that was read from memory? (A) 10011001 (B) 00011001 (C) 00111000 (D) 11000110

Last Answer : (B) 00011001

A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Description : The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Last Answer : b. 10 bit

A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Description : A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Last Answer : c. 65536