What Happens When Hlt Instruction Is Executed In Processor?

What Happens When Hlt Instruction Is Executed In Processor?
by

1 Answer

Answer :

Answer :The Micro Processor enters into Halt-State and the buses are tri-stated.
by

Related questions

Application Specific Instruction Set Processor (ASIP)

Description : Application Specific Instruction Set Processor (ASIP)

Last Answer : An application specific instruction set processor (ASIP) can serve as a compromise between the general purpose processor and single-purpose processors. An ASIP is a Programmable processor ... fetch sequential data memory locations in parallel with other operations to further speed execution.

What Differences Can You State Between The Hlt And Hold States?

Description : What Differences Can You State Between The Hlt And Hold States?

Last Answer : Answer :The Hold is a hardware input whereas HLT is a software instruction. When the HLT state is executed the processor simply stops and the buses are driven to tri state. No form of acknowledgement signal ... HOLD state it gives out an HLDA signal. This signal can be made to use by other devices.

Explain The Flow Of A Typical Instruction Word.?

Description : Explain The Flow Of A Typical Instruction Word.?

Last Answer : Answer :The flow of a typical Instruction word is as follows: The content of the program counter of 2 byte is transferred to the address register known as MAR ( memory address register ). This ... bus. Now the data is placed in the instruction register which will eventually decode and execute it.

Explain count up (CTU) instruction with timing diagram.

Description : Explain count up (CTU) instruction with timing diagram.

Last Answer : The CTU is an instruction that counts false-to-true rung transitions. Rung transitions can be caused by events occurring in the program. When rung conditions for a CTU instruction have made a false-to-true ... of Counter up(CTU) Instruction: Too many uploads - please try again in an hour

Then number of T-states of the instruction STA in 8085 microprocessor is

Description : Then number of T-states of the instruction STA in 8085 microprocessor is A) 10 B) 12 C) 13 D) 16 

Last Answer : Then number of T-states of the instruction STA in 8085 microprocessor is 13 

So, is my 3800+ processor 3.8ghz or not?

Description : So, is my 3800+ processor 3.8ghz or not?

Last Answer : answer:3800 is just the model number. Unrelated to speed. Intel i7 processors do not run at i7 MHz. The old nvidia 8800 graphics cards don't run at 8.8 ghz, nor do they have 8.8 gigs of VRAM.. My ... the 3800 line, see the AMD website listing. It looks like most of them run between 2 and 2.4 GHz.

What is multicore processor? Describe in brief.

Description : What is multicore processor? Describe in brief.

Last Answer : Multicore Processor: It is an integrated circuit in which two or more processors core have been packaged for enhanced performance, reduced power consumption and more efficient simultaneous ... Multicore processors will give the benefits to all software especially for multithreaded program.

Explain the various steps involved in designing a custom single-purpose processor.

Description : Explain the various steps involved in designing a custom single-purpose processor.

Last Answer : A single purpose processor is a digital circuit designed to execute exactly one program. It is also known as co-processor, accelerator or peripheral. It contains only ... for small quantities. Performance may not match general-purpose processors for same applications.

General Purpose Processor

Description : General Purpose Processor

Last Answer : A general purpose processor, sometimes called a central Processing Unit CPU or a microprocessor. It consists of a data path and control unit, tightly linked with a memory. The general ... system functionality.Data information represents the value being input, output and transformed by the program.

What is a single purpose processor?

Description : What is a single purpose processor?

Last Answer : Single Purpose Processor Single purpose processor is design to execute only one program. It perform particular computation task. So it have faster ... of single purpose processor. The datapath contains only required components.

What will be the output at PORT1 if the following program is executed? MVI B, 82H MOV A, B MOV C, A MVI D, 37H OUT PORT1 HLT (A) 37H (B) 82H (C) B9H (D) 00H

Description : What will be the output at PORT1 if the following program is executed? MVI B, 82H MOV A, B MOV C, A MVI D, 37H OUT PORT1 HLT (A) 37H (B) 82H (C) B9H (D) 00H

Last Answer : Answer: B Explanation: In 8085 programming, the result of an operation is stored in the accumulator. So output is 82H.

Concurrent Process are: a) process that do not overlap in time b) process that overlap in time c) process that are executed by a processor at the same time d) None of The Above

Description : Concurrent Process are: a) process that do not overlap in time b) process that overlap in time c) process that are executed by a processor at the same time d) None of The Above

Last Answer : b) process that overlap in time

In process scheduling, ………………… determines which ready process will be executed next by processor. A) long term scheduling B) medium term scheduling C) short term scheduling D) none of the above

Description : In process scheduling, ………………… determines which ready process will be executed next by processor. A) long term scheduling B) medium term scheduling C) short term scheduling D) none of the above

Last Answer : C) short term scheduling

The ___________ contains the address of the next instruction to be executed. a) IR b) PC c) Accumulator d) System counter

Description : The ___________ contains the address of the next instruction to be executed. a) IR b) PC c) Accumulator d) System counter

Last Answer : Answer: b Explanation: PC stands for program counter (It contains the address of the next instruction to be executed)

is the step during which the operations specified by the instruction are executed: a. Execute b. Decode c. Both a& b d. None of these

Description : is the step during which the operations specified by the instruction are executed: a. Execute b. Decode c. Both a& b d. None of these

Last Answer : a. Execute

Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Description : Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Last Answer : b. Instruction cycle

Which register holds the next instruction to be executed:

Description : Which register holds the next instruction to be executed:

Last Answer : c. Program control register

Which register holds the current instruction to be executed. a. Instruction register b. Program register 9 Control register a None of these

Description : Which register holds the current instruction to be executed. a. Instruction register b. Program register 9 Control register a None of these

Last Answer : a. Instruction register

Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Description : Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Last Answer : a. Micro instructions

The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Description : The register which keeps track of the execution of a program and which contains the memory address of the instruction currently being executed is known as: a) Index Register b) Memory Address Register c) Program Counter d) None of The Above

Last Answer : c) Program Counter

In microprocessor the next instruction to be executed is stored in a) Program Counter b) Stack Pointer c) Memory Pointer d) Accumulator

Description : In microprocessor the next instruction to be executed is stored in a) Program Counter b) Stack Pointer c) Memory Pointer d) Accumulator

Last Answer : Ans: Program Counter

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

In which register instruction is decoded prepared and ultimately executed: a. Instruction register b. Current register c. Both a and b d. None of these

Description : In which register instruction is decoded prepared and ultimately executed: a. Instruction register b. Current register c. Both a and b d. None of these

Last Answer : a. Instruction register

_______ Stores the instruction currently being executed: a. Instruction register b. Current register c. Both a and b d. None of these

Description : _______ Stores the instruction currently being executed: a. Instruction register b. Current register c. Both a and b d. None of these

Last Answer : a. Instruction register

Suppose that the number of instructions executed between page faults is directly proportional to the number of page frames allocated to a program. If the available memory is doubled, the mean interval between page faults is also doubled. Further, consider that a normal instruction takes one micro second, but if a page fault occurs, it takes 2001 micro seconds. If a program takes 60 sec to run, during which time it gets 15000 page faults, how long would it take to run if twice as much memory were available? (A) 60 sec (B) 30 sec (C) 45 sec (D) 10 sec

Description : Suppose that the number of instructions executed between page faults is directly proportional to the number of page frames allocated to a program. If the available memory is doubled, the mean interval between page faults is also ... memory were available? (A) 60 sec (B) 30 sec (C) 45 sec (D) 10 sec

Last Answer : Answer: C Explanation: T = Ninstr x 1µs + 15,000 x 2,000 µs = 60s Ninstr x 1µs = 60,000,000 µs - 30,000,000 µs = 30,000,000 µs Ninstr = 30,000,000 The number of instruction ... doesn't mean that the program runs twice as fast as on the first system. Here, the performance increase is of 25%.

In a microprocessor, the address of the next instruction to be executed, is stored in

Description :  In a microprocessor, the address of the next instruction to be executed, is stored in A) Stack pointer B) Address latch C) Program counter D) General purpose register

Last Answer :  In a microprocessor, the address of the next instruction to be executed, is stored in Program counter

Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be:

Description : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: (1) Decimals 8 (2) Decimal 16 (3) Decimal 32 (4) Decimal 2 

Last Answer : Initially the number decimal 8 is stored. If instruction RAL is executed twice, the final number stored will be: Decimal 32

____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Description : ____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Last Answer : c. MAP

The content of the accumulator after the execution of the following 8085 assembly language program, is: MVI A, 42H MVI B, 05H UGC: ADD B DCR B JNZ UGC ADI 25H HLT (A) 82 H (B) 78 H (C) 76 H (D) 47 H

Description : The content of the accumulator after the execution of the following 8085 assembly language program, is: MVI A, 42H  MVI B, 05H UGC: ADD B DCR B JNZ UGC ADI 25H HLT (A) 82 H (B) 78 H (C) 76 H (D) 47 H

Last Answer : (C) 76 H

The load instruction is mostly used to designate a transfer from memory to a processor register known as_________ A. Accumulator B. Instruction Register C. Program counter D. Memory address Register

Description : The load instruction is mostly used to designate a transfer from memory to a processor register known as_________ A. Accumulator B. Instruction Register C. Program counter D. Memory address Register

Last Answer : A. Accumulator

ISP stands for______ (A) Instruction Standard Processing (B) Instruction Standard Processor (C) Information Set Processing (D) Instruction Set Processor

Description : ISP stands for______ (A) Instruction Standard Processing (B) Instruction Standard Processor (C) Information Set Processing (D) Instruction Set Processor

Last Answer : (D) Instruction Set Processor

The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Description : The complete set of op-codes for a particular microprocessor defines the_ set for that processor: a. Code b. Function c. Module d. Instruction

Last Answer : d. Instruction

Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Description : Which instruction are used in multithreaded parallel processor architecture. a. Memory reference instruction b. Memory reference format c. Both d. None of these

Last Answer : a. Memory reference instruction

One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Description : One of use of microprogramming to implement _ ____ of processor in Intel 80x86 and Motorola 680x0 processors whose instruction set are evolved from 360 original. a. Control structure b. Without control c. Control unit d. Only control

Last Answer : c. Control unit

Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units. a. Attached array processor b. SIMD array processor c. Both d. None

Description : Which processor has a single instruction multiple data stream organization that manipulates the common instruction by means of multiple functional units. a. Attached array processor b. SIMD array processor c. Both d. None

Last Answer : b. SIMD array processor

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Description : ___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Last Answer : b) RQ/GT0 & RQ/GT1, FWAIT

The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Description : The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Last Answer : a) Parallel, byte stream.

What are the steps required for a pipelined processor to process the instruction?

Description : What are the steps required for a pipelined processor to process the instruction?

Last Answer : • F Fetch: read the instruction from the memory • D Decode: decode the instruction and fetch the source operand(s). • E Execute: perform the operation specified by the instruction. • W Write: store the result in the destination location

Which of the following processor architecture supports easier instruction pipelining? A. Harvard B. Von Neumann C. Both of them D. None of these

Description : Which of the following processor architecture supports easier instruction pipelining? A. Harvard B. Von Neumann C. Both of them D. None of these

Last Answer : A. Harvard 

The instruction set of RISC processor is A. Simple and lesser in number B. Complex and lesser in number C. Simple and larger in number D. Complex and larger in number

Description : The instruction set of RISC processor is A. Simple and lesser in number B. Complex and lesser in number C. Simple and larger in number D. Complex and larger in number

Last Answer : A. Simple and lesser in number 

The Complement Accumulator (CMA) instruction of 8085 processor on execution affects...

Description : The Complement Accumulator (CMA) instruction of 8085 processor on execution affects a. Zero Flag b. Sign Flag c. Carry Flag d. None of the flags

Last Answer : B

What happens when a computer program is executed?

Description : What happens when a computer program is executed?

Last Answer : It depends upon the machine architecture and whether the programis encoded in native machine code or requires further translationto produce the required machine code.With native code, the operating system' ... any other and the JVM creates and manages the executionenvironment for the Java byte code.

Suppose d = {“john”:40, “peter”:45}, what happens when we try to retrieve a value using the expression d[“susan”]? a) Since “susan” is not a value in the set, Python raises a KeyError exception b) It is executed fine and no exception is raised, and it returns None c) Since “susan” is not a key in the set, Python raises a KeyError exception d) Since “susan” is not a key in the set, Python raises a syntax error

Description : Suppose d = { john :40, peter :45}, what happens when we try to retrieve a value using the expression d[ susan ]? a) Since susan is not a value in the set, Python raises a KeyError ... Python raises a KeyError exception d) Since susan is not a key in the set, Python raises a syntax error

Last Answer : c) Since “susan” is not a key in the set, Python raises a KeyError exception

If a={5,6,7}, what happens when a.add(5) is executed? a) a={5,5,6,7} b) a={5,6,7} c) Error as there is no add function for set data type d) Error as 5 already exists in the set

Description : If a={5,6,7}, what happens when a.add(5) is executed? a) a={5,5,6,7} b) a={5,6,7} c) Error as there is no add function for set data type d) Error as 5 already exists in the set

Last Answer : Answer: b Explanation: There exists add method for set data type. However 5 isn’t added again as set consists of only non-duplicate elements and 5 already exists in the set. Execute in python shell to verify.

What's the point of a California jury sentencing the Grim Sleeper to death when California hasn't executed anyone in 10 years?

Description : What's the point of a California jury sentencing the Grim Sleeper to death when California hasn't executed anyone in 10 years?

Last Answer : answer:Waste of time and money to put him on Death Row. I say that as a California citizen. Life without Parole is a legal alternative in California. Should just go there without all the extra hoopla around the death penalty process.

Why wasn't princess Leia executed immediately?

Description : Why wasn't princess Leia executed immediately?

Last Answer : Because she knew where the plans for the death star were and Vader wants to get them back before the rebels work out how to blow the thing up.

Should Khalid Shaikh Mohammed be executed?

Description : Should Khalid Shaikh Mohammed be executed?

Last Answer : No. I oppose the death penalty.

What percentage of people executed are innocent?

Description : What percentage of people executed are innocent?

Last Answer : answer:From The Death Penalty Information Center There is no way to tell how many of the over 1,000 people executed since 1976 may also have been innocent. Courts do not generally entertain ... -humous pardons and new information about people who may have been wrongfully executed prior to 1976.