Which of the following is of type memory initialized Directive? i) DS ii) SET iii) DW iv) DBIT a) i, iii b) ii c) iii d) iv, ii

Which of the following is of type memory initialized Directive? i) DS
ii) SET iii) DW
iv) DBIT
a) i, iii
b) ii c) iii d) iv, ii
by

1 Answer

Answer :

b) ii
by

Related questions

Which of the following is not a program linking directive i) EXTRN ii) SEGMENT iii) NAME iv) PUBLIC v) USING a) iv, v b) ii, iii c) i, iii d) ii, v

Description : Which of the following is not a program linking directive i) EXTRN ii) SEGMENT iii) NAME iv) PUBLIC v) USING a) iv, v b) ii, iii c) i, iii d) ii, v

Last Answer : c) i, iii

In 8051,After reset the SP register is initialized to address________. a. 8H b) 9H c) 7H

Description : In 8051,After reset the SP register is initialized to address________. a. 8H b) 9H c) 7H

Last Answer : c) 7H

After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Description : After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Last Answer : c) 7H

ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Description : ROM d) 8 bit, on chip 128 byte RAM. 3. After reset, SP register is initialized to address________. a) 8H b) 9H c) 7H d) 6H

Last Answer : c) 7H

To put the 8085 microprocessor in the wait state(i) lower the-HOLD input (ii) lower the READY input (iii) raise the HOLD input(iv) raise the READY input

Description : To put the 8085 microprocessor in the wait state(i) lower the-HOLD input (ii) lower the READY input (iii) raise the HOLD input(iv) raise the READY input

Last Answer : (ii) lower the READY input

Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Description : Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Last Answer : a) i, ii

Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Description : Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Last Answer : c) iv, i

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Description : Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Last Answer : c) i, v only

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Description : Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Last Answer : a) ii, v only

Which of the following is true about the static member variable in C++. i) It is initialized to zero when the first object of its class is created. Other initialization is also permitted. ii) It is visible only within the class, but its lifetime is the entire program. A) i-True, ii-True B) ii-False, ii-True C) i-True, ii-False D) i-False, iii-False

Description : Which of the following is true about the static member variable in C++. i) It is initialized to zero when the first object of its class is created. Other initialization is also permitted. ii) It is visible only within ... , ii-True B) ii-False, ii-True C) i-True, ii-False D) i-False, iii-False

Last Answer : B) ii-False, ii-True

Which part of the Constitution deals with the Directive Principles of State Policy? (1) Part-III (2) Part-IV (3) Part-I (4) Part-II

Description : Which part of the Constitution deals with the Directive Principles of State Policy? (1) Part-III (2) Part-IV (3) Part-I (4) Part-II

Last Answer : (2) Part-IV Explanation: The Directive Principles of State Policy, embodied in Part IV of the Constitution, are directions given to the State to guide the establishment of an economic and social democracy, as proposed by the Preamble.

Describe with respect to antenna (i) radiation pattern (ii) directive gain (iii) power gam (iv) polarization

Description : Describe with respect to antenna (i) radiation pattern (ii) directive gain (iii) power gam (iv) polarization

Last Answer : (i) Radiation pattern:-A graph or diagram which tells us about the manner in which an antenna radiates more power in different directions is known as the radiation patteren of antenna.  ( ... as the direction of the electric vector in the electromagnetic wave radiated by the transmitting antenna. 

emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Description : emaphore provides mutual exclusion for accesses to the buffer pool and is initialized to the value: a. Mutex b. Mutual Cc. Memory d. __ Allof these

Last Answer : Mutex

A specific editor has 200 K of program text, 15 K of initial stack, 50 K of initialized data, and 70 K of bootstrap code. If five editors are started simultaneously, how much physical memory is needed if shared text is used ? (A) 1135 K (B) 335 K (C) 1065 K (D) 320 K

Description : A specific editor has 200 K of program text, 15 K of initial stack, 50 K of initialized data, and 70 K of bootstrap code. If five editors are started simultaneously, how much physical memory is needed if shared text is used ? (A) 1135 K (B) 335 K (C) 1065 K (D) 320 K

Last Answer : (B) 335 K

Consider the following justifications for commonly using the two-level CPU scheduling : I. It is used when memory is too small to hold all the ready processes. II. Because its performance is same as that of the FIFO. III. Because it facilitates putting some set of processes into memory and a choice is made from that. IV. Because it does not allow to adjust the set of in-core processes. Which of the following is true ? (A) I, III and IV (B) I and II (C) III and IV (D) I and III

Description : Consider the following justifications for commonly using the two-level CPU scheduling : I. It is used when memory is too small to hold all the ready processes. II. Because its performance is same as that of the FIFO. III. Because it ... ? (A) I, III and IV (B) I and II (C) III and IV (D) I and III

Last Answer : (D) I and III

Right to Privacy is protected as an intrinsic part of Right to Life and Personal Liberty. Which of the following in the Constitution of India correctly and appropriately imply the above statement? (1) Article 14 and the provisions under the 42nd Amendment to the Constitution (2) Article 17 and the Directive Principles of State Policy in Part IV (3) Article 21 and the freedoms guaranteed in Part. III (4) Article 24 and the provisions under the 44th Amendment to the Constitution

Description : Right to Privacy is protected as an intrinsic part of Right to Life and Personal Liberty. Which of the following in the Constitution of India correctly and appropriately imply the above statement? (1) ... in Part. III (4) Article 24 and the provisions under the 44th Amendment to the Constitution

Last Answer : (3) Article 21 and the freedoms guaranteed in Part. III Explanation: The Supreme Court ruled that "the right to privacy is protected as an intrinsic part of the right to life and personal ... the Janata Government mainly to nullify some of the amendments made by the 42nd Amendment Act, 1976.

Which part of the Indian Constitution deals with the Directive Principles of State Policy? (1) Part I (2) Part III (3) Part IV (4) Part. V

Description : Which part of the Indian Constitution deals with the Directive Principles of State Policy? (1) Part I (2) Part III (3) Part IV (4) Part. V

Last Answer : (3) Part IV Explanation: The Directive Principles of State Policy are guidelines to the central and state governments of India, to be kept in mind while framing laws and policies. These provisions, contained in Part IV of the Constitution of India.

Which part of the Indian constitution deals with the Directive Principles of State Policy? a. Part-III b. Part-IV c. Part-V d. None of them

Description : Which part of the Indian constitution deals with the Directive Principles of State Policy? a. Part-III b. Part-IV c. Part-V d. None of them

Last Answer : b. Part-IV

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

A set of register which contain are: a. data b. memory addresses c. result d. all of these

Description : A set of register which contain are: a. data b. memory addresses c. result d. all of these

Last Answer : d. all of these

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a system, rather than serving as a main processor itself. iii) Because main Microprocessor handles the general program execution and the 8087 handles specialized math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Description : Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a ... math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Last Answer : c) iii only.

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

Which of the following is not typically a benefit of dynamic linking? I. Reduction in overall program execution time. II. Reduction in overall space consumption in memory. III. Reduction in overall space consumption on disk. IV. Reduction in the cost of software updates. (A) I and IV (B) I only (C) II and III (D) IV only

Description : Which of the following is not typically a benefit of dynamic linking? I. Reduction in overall program execution time. II. Reduction in overall space consumption in memory. III. Reduction in overall space consumption on disk. IV. ... updates. (A) I and IV (B) I only (C) II and III (D) IV only

Last Answer : (B) I only 

Explain the need to consider following factors in design matrix of embedded system: (i) Processor (ii) Memory (iii) Power (iv) Non- recurring engineering cost.

Description : Explain the need to consider following factors in design matrix of embedded system: (i) Processor (ii) Memory (iii) Power (iv) Non- recurring engineering cost.

Last Answer : 1. Processor: Selection of processor depends upon amount of processing power and the register width required. Powerful 8bit, 16 bit, 32 bit & 64bit processors are available. The clock speed ... system is designed any number of units can be manufactured without incurring any additional design cost.

What type of device is computer keyboard? a. Memory b. Output c. Storage d. Input

Description : What type of device is computer keyboard? a. Memory b. Output c. Storage d. Input

Last Answer : d. Input

What type of memory is not directly addressable by the CPU and requires special softw3are called EMS (expanded memory specification)? a. Extended b. Expanded c. Base d. Conventional

Description : What type of memory is not directly addressable by the CPU and requires special softw3are called EMS (expanded memory specification)? a. Extended b. Expanded c. Base d. Conventional

Last Answer : b. Expanded

Which is the type of memory for information that does not change on your computer? a. RAM b. ROM c. ERAM d. RW / RAM

Description : Which is the type of memory for information that does not change on your computer? a. RAM b. ROM c. ERAM d. RW / RAM

Last Answer : b. ROM

A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Which is the type of microcomputer memory: a. Processor memory b. Primary memory c. Secondary memory d. All of these

Description : Which is the type of microcomputer memory: a. Processor memory b. Primary memory c. Secondary memory d. All of these

Last Answer : d. All of these

Decode is the step during which instruction is__ a. Initialized b. Incremented c. Decoded d. Bothb&c

Description : Decode is the step during which instruction is__ a. Initialized b. Incremented c. Decoded d. Bothb&c

Last Answer : c. Decoded

I have some matchsticks set up like this: I + XI = X. If you do not know Roman numerals, here is a quick starter: I=1 II=2 III=3 IV=4 V=5 VI=6 VII=7 VIII=8 IX=9 X=10 XI=11 XII=12 XIII=13 XIV=14 XV=15...... Of course, I + XI = X is wrong. You are told to move the minimum number of matchsticks to make the question correct. So, how many do you have to move? -Riddles

Description : I have some matchsticks set up like this: I + XI = X. If you do not know Roman numerals, here is a quick starter: I=1 II=2 III=3 IV=4 V=5 VI=6 VII=7 VIII=8 IX=9 X=10 XI=11 ... are told to move the minimum number of matchsticks to make the question correct. So, how many do you have to move? -Riddles

Last Answer : Most people would get to one move at the least, but the real answer is zero moves. If you rotate the whole question around 180 degrees, it will display this: X = IX + I

The iron and steel industries at Bhilai, Durgapur and Rourkela were set up during the – (1) II Five Year Plan (2) I Five Year Plan (3) III Five Year Plan (4) IV Five Year Plan

Description : The iron and steel industries at Bhilai, Durgapur and Rourkela were set up during the – (1) II Five Year Plan (2) I Five Year Plan (3) III Five Year Plan (4) IV Five Year Plan

Last Answer : (2) I Five Year Plan Explanation: The second five-year plan focused on industry, especially heavy industry. Unlike the First plan, which focused mainly on agriculture, domestic production of ... . Hydroelectric power projects and five steel mills at Bhilai, Durgapur, and Rourkela were established.

Choose the option that lists the set of statements that are NOT TRUE according to the poem. I. The tiger is in quiet rage because he has been imprisoned. II. A tiger is caged and kept in the zoo. III. He criticises the brilliant stars from behind the bars. 1V. The poet alternates between the description of a caged tiger and a tiger in jungle. V. Tiger shouldn‘t have been prowling at the jungle‘s edge. (a) II & V (b) I, IV & V (c) I, II & III (d) III & V

Description : Choose the option that lists the set of statements that are NOT TRUE according to the poem. I. The tiger is in quiet rage because he has been imprisoned. II. A tiger is caged and kept in the zoo. III. He criticises the brilliant stars ... edge. (a) II & V (b) I, IV & V (c) I, II & III (d) III & V

Last Answer : (d) III & V

The figure given below depicts a diagrammatic sectional view of the human female reproductive system. Which set of three parts out of I-VI have been correctly identified? I II III V VI IV (a) (II) Endometrium, (III) Infundibulum, (IV) Fimbriae (b) (III) Infundibulum, (IV) Fimbriae, (V) Cervix (c) (IV) Oviducal funnel, (V) Uterus, (VI) Cervix (d) (I) Perimetrium, (II) Myometrium, (III) Fallopian tube

Description : The figure given below depicts a diagrammatic sectional view of the human female reproductive system. Which set of three parts out of I-VI have been correctly identified? I II III V VI IV (a) (II) ... , (V) Uterus, (VI) Cervix (d) (I) Perimetrium, (II) Myometrium, (III) Fallopian tube

Last Answer : (b) (III) Infundibulum, (IV) Fimbriae, (V) Cervix

National Development Council (NDC) was set up in – (i) 1952 (ii) 1950 (iii) 1949 (iv) 1948

Description : National Development Council (NDC) was set up in – (i) 1952 (ii) 1950 (iii) 1949 (iv) 1948

Last Answer : (i) 1952

Tripura State Planning Board was set up in (i) 1972 (ii) 1971 (iii) 1978 (iv) 1985

Description : Tripura State Planning Board was set up in (i) 1972 (ii) 1971 (iii) 1978 (iv) 1985

Last Answer : (iii) 1978

Basic concepts in memory interfacing

Description : Basic concepts in memory interfacing

Last Answer : The primary function of memory interfacing is that the microprocessor should be able to read from and write into a given register of a memory chip. To perform these operations the microprocessor ... Be able to select the chip Identify the register Enable the appropriate buffer

Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

What is the maximum clock speed of P III processors a. 1.0 GHz b. 1.1 GHz c. 1.2 GHz d. 1.3 GHz

Description : What is the maximum clock speed of P III processors a. 1.0 GHz b. 1.1 GHz c. 1.2 GHz d. 1.3 GHz

Last Answer : b. 1.1 GHz

Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Description : Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Last Answer : a. 4 GB

L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Description : L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : b. On Mother Board

L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Description : L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : a. On Processor

Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088