Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Which of the following statements on DRAM are correct?
i) Page mode read operation is faster than RAS read.
ii) RAS input remains active during column address strobe.
iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively.
a) i & iii
b) i & ii
c) all d) iii
by

1 Answer

Answer :

d) iii
by

Related questions

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

Access time is faster for a) ROM b) SRAM c) DRAM

Description : Access time is faster for a) ROM b) SRAM c) DRAM

Last Answer : b) SRAM

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Description : When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Last Answer : b. Output

When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Description : When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Last Answer : a. Input

What is the use of bi-directional buffers?

Description : What is the use of bi-directional buffers?

Last Answer : It is used to increase the driving capacity of the data bus. The data bus of a microcomputer system is bi-directional, so it requires a buffer that allows the data to flow in both directions.

Which are the READ operation can in simple steps: a. Address b. Data c. Control d. All of these

Description : Which are the READ operation can in simple steps: a. Address b. Data c. Control d. All of these

Last Answer : d. All of these

In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Description : In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Last Answer : a) 3, Mode2

A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Description : A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Last Answer : c. 65536

Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Description : Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Last Answer : b. Address bus

CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Description : CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : b. Data bus

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

Which term is used to describe RAM? a. Dynamic RAM (DRAM) b. Static RAM (SRAM) c. Video RAM (VRAM) d. All of the above

Description : Which term is used to describe RAM? a. Dynamic RAM (DRAM) b. Static RAM (SRAM) c. Video RAM (VRAM) d. All of the above

Last Answer : d. All of the above

Which of the following memories needs refreshing? a. SRAM b. DRAM c. ROM d. All of above

Description : Which of the following memories needs refreshing? a. SRAM b. DRAM c. ROM d. All of above

Last Answer : a. SRAM

BURST refresh in DRAM is also called as a) Concentrated refresh b) distributed refresh c) Hidden refresh d) none

Description : BURST refresh in DRAM is also called as a) Concentrated refresh b) distributed refresh c) Hidden refresh d) none

Last Answer : b) distributed refresh

To put the 8085 microprocessor in the wait state(i) lower the-HOLD input (ii) lower the READY input (iii) raise the HOLD input(iv) raise the READY input

Description : To put the 8085 microprocessor in the wait state(i) lower the-HOLD input (ii) lower the READY input (iii) raise the HOLD input(iv) raise the READY input

Last Answer : (ii) lower the READY input

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

On the Phanerozoic (pron: fan-eh-row-zo-ick) Time Scale, which of the following geologic periods occurred approximately 395 to 430 million years ago? Is it: w) Jurassic (pron: ju-ras-ick) x) Permian y) Carboniferous z) Silurian

Description : On the Phanerozoic (pron: fan-eh-row-zo-ick) Time Scale, which of the following geologic periods occurred approximately 395 to 430 million years ago? Is it: w) Jurassic (pron: ju-ras-ick) x) Permian y) Carboniferous z) Silurian

Last Answer : ANSWER: Z -- SILURIAN

The advantage of memory mapped I/O over I/O mapped I/O is, a) Faster b) Many instructions supporting memory mapped I/O c) Require a bigger address decoder d) All the above

Description : The advantage of memory mapped I/O over I/O mapped I/O is, a) Faster b) Many instructions supporting memory mapped I/O c) Require a bigger address decoder d) All the above

Last Answer : d) All the above

If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Description : If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Last Answer : c. halves

First row and ninth column address will be II. -Technology

Description : First row and ninth column address will be II. -Technology

Last Answer : There are two methods of adding a new worksheet iasm Excel workbook; Insert worksheet tab at the bor >m and Insert button on cells group under Home tab.

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Last Answer : c) 2000 to 3FFFH

8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Description : 8088 microprocessor differs with 8086 microprocessor in a) Data width on the output b) Address capability c) Support of coprocessor d) Support of MAX / MIN mode

Last Answer : a) Data width on the output

Using 12 binary digits how many unique house addresses would be possible: a. 28=256 b. 212=4096 c. 216=65536 d. None of these

Description : Using 12 binary digits how many unique house addresses would be possible: a. 28=256 b. 212=4096 c. 216=65536 d. None of these

Last Answer : b. 212=4096

Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Description : Which statement is false about WR signal: a. WR signal controls the input buffer b. The bar over WR means that this is an active low signal c. The bar over WR means that this is an active high signal d. If WR is 0 then the input data reaches the latch input

Last Answer : c. The bar over WR means that this is an active high signal

What is the Address (SFR) for TCON, SCON, SBUF, PCON and PSW respectively? a) 88H, 98H, 99H, 87H, 0D0H. b) 98H, 99H, 87H, 88H, 0D0H

Description : What is the Address (SFR) for TCON, SCON, SBUF, PCON and PSW respectively? a) 88H, 98H, 99H, 87H, 0D0H. b) 98H, 99H, 87H, 88H, 0D0H

Last Answer : a) 88H, 98H, 99H, 87H, 0D0H

The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Description : The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Last Answer : C. address decoder

Which statement is wrong according to linear decoding : a. Address map is not contiguous. b. Confects occur if two of the select lines become active at the same time c. If all unused address lines are not used as chip selectors then these unused lines become don’t cares d. None of these

Description : Which statement is wrong according to linear decoding : a. Address map is not contiguous. b. Confects occur if two of the select lines become active at the same time c. If all unused address lines are not used as chip selectors then these unused lines become don’t cares d. None of these

Last Answer : d. None of these

Single address computer instruction has two parts: a. The operation code b. The operand c. A and B d. None of these

Description : Single address computer instruction has two parts: a. The operation code b. The operand c. A and B d. None of these

Last Answer : c. A and B

Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a system, rather than serving as a main processor itself. iii) Because main Microprocessor handles the general program execution and the 8087 handles specialized math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Description : Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a ... math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Last Answer : c) iii only.

A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10

Description : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is

Last Answer : A 3 -stage ripple counter has Flip Flop with propagation delay of 25 nsec and pulse width of strobe input 10 nsec. Then the maximum operating frequency at which counter operates reliably is 12.67 MHz

Six persons Amit , Balu, Chetan, Daya, Jay and Ravi are arranged in a row and occupations are Teacher, Doctor, Lawyer, Police, Driver and Engineer respectively. I. A is an engineer placed at one of the ends II. D is fourth from the left and Doctor B is left of D. III. C is in between Doctor and Police IV. The number of persons between Doctor and Teacher is as same as the number of persons in between Police and Doctor. Who is the only person between Doctor and Teacher? a)C b) D c)B d) F

Description : Six persons Amit , Balu, Chetan, Daya, Jay and Ravi are arranged in a row and occupations are Teacher, Doctor, Lawyer, Police, Driver and Engineer respectively. I. A is an engineer placed at one of the ends II. ... and Doctor. Who is the only person between Doctor and Teacher? a)C b) D c)B d) F

Last Answer : Ans: option (b)

Six persons Amit , Balu, Chetan, Daya, Jay and Ravi are arranged in a row and occupations are Teacher, Doctor, Lawyer, Police, Driver and Engineer respectively. I. A is an engineer placed at one of the ends II. D is fourth from the left and Doctor B is to the immediate left of D. III. C is in between Doctor and Police IV. The number of persons between Doctor and Teacher is as same as the number of persons in between Police and Doctor. What is the occupation of D?

Description : Six persons Amit , Balu, Chetan, Daya, Jay and Ravi are arranged in a row and occupations are Teacher, Doctor, Lawyer, Police, Driver and Engineer respectively. I. A is an engineer placed at one of the ends II. ... Doctor. What is the occupation of D? a) Driver b) Lawyer c) Either a or b d) Police

Last Answer : Ans: option (c)

In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Description : In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Last Answer : b)Coprocessor is interfaced in MIN mode

In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Description : In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Last Answer : b) Coprocessor is interfaced in MIN mode

Which of the following is not a program linking directive i) EXTRN ii) SEGMENT iii) NAME iv) PUBLIC v) USING a) iv, v b) ii, iii c) i, iii d) ii, v

Description : Which of the following is not a program linking directive i) EXTRN ii) SEGMENT iii) NAME iv) PUBLIC v) USING a) iv, v b) ii, iii c) i, iii d) ii, v

Last Answer : c) i, iii

A microporgram is sequencer perform the operation a. read b. write c. execute d. read and write e. read and execute

Description : A microporgram is sequencer perform the operation a. read b. write c. execute d. read and write e. read and execute

Last Answer : e. read and execute

The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Description : The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Last Answer : a. Read

Suppose you have columns of data that span more than one printed page. How can you automatically print the column headings on each page? 1) Click Page Setup on the File menu, click the Sheet tab, and enter the row that contains these column headings under Print titles 2) Click Page Setup on the File menu, click the Page tab, click the Options button, then enter your choices 3) Click Page Preview on the File menu, click the Sheet tab, and enter the row that contains these column headings under Print titles 4) Click Page Setup on the File menu, click the Sheet tab, and make a selection under the Print heading

Description : Suppose you have columns of data that span more than one printed page. How can you automatically print the column headings on each page? 1) Click Page Setup on the File menu, click the Sheet tab, ... Page Setup on the File menu, click the Sheet tab, and make a selection under the Print heading

Last Answer : 1) Click Page Setup on the File menu, click the Sheet tab, and enter the row that contains these column

A 4-input neuron has weights 1, 2, 3 and 4. The transfer function is linear with the constant of proportionality being equal to 2. The inputs are 4, 10, 5 and 20 respectively. The output will be: a) 238 b) 76 c) 119 d) 123

Description : A 4-input neuron has weights 1, 2, 3 and 4. The transfer function is linear with the constant of proportionality being equal to 2. The inputs are 4, 10, 5 and 20 respectively. The output will be: a) 238 b) 76 c) 119 d) 123

Last Answer : a) 238

The area of memory with addresses near zero are called: a. High memory b. Mid memory c. Memory d. Low memory

Description : The area of memory with addresses near zero are called: a. High memory b. Mid memory c. Memory d. Low memory

Last Answer : d. Low memory

A set of register which contain are: a. data b. memory addresses c. result d. all of these

Description : A set of register which contain are: a. data b. memory addresses c. result d. all of these

Last Answer : d. all of these

Which of the following memory chip is faster? A. DRAM B. SRAM C. Both (A) and (B) D. None of the Above

Description : Which of the following memory chip is faster? A. DRAM B. SRAM C. Both (A) and (B) D. None of the Above

Last Answer : B. SRAM