8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines
ii) two output lines
iii) four input lines
iv) open drain outputs
a) 4, i, iv
b) 6, ii, iii
c) 4, i,ii,iii
d) 6, i, ii, iv
by

1 Answer

Answer :

c) 4, i,ii,iii
by

Related questions

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : a) 1, 8bit, single processor

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : c) 2, 9 bit, multiple processors

Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Description : Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Last Answer : d) 16, MCS96

Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Description : Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Last Answer : d) 16, MCS96

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

How many synchronous and asynchronous modes are there in serial port of 8096? M. Krishna Kumar/IISc. Bangalore M5/V1/June 04/1 Microprocessors and Microcontrollers/ Multiple Choice Questions Architecture of Micro controllers a) 2, 2 respectively b) 3,1 respectively c) 1, 3 respectively d) 1, 2 respectively

Description : How many synchronous and asynchronous modes are there in serial port of 8096? M. Krishna Kumar/IISc. Bangalore M5/V1/June 04/1 Microprocessors and Microcontrollers/ Multiple Choice Questions Architecture of Micro ... 2, 2 respectively b) 3,1 respectively c) 1, 3 respectively d) 1, 2 respectively

Last Answer : c) 1, 3 respectively

In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Description : In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

Last Answer : a) 3, Mode2

To put the 8085 microprocessor in the wait state(i) lower the-HOLD input (ii) lower the READY input (iii) raise the HOLD input(iv) raise the READY input

Description : To put the 8085 microprocessor in the wait state(i) lower the-HOLD input (ii) lower the READY input (iii) raise the HOLD input(iv) raise the READY input

Last Answer : (ii) lower the READY input

In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Description : In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Last Answer : c) 21, 8

In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Description : In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Last Answer : c) 21,

When the write enable input is not asserted, the gated D latch ______ its output. a. can not change b. clears c. sets d. complements

Description : When the write enable input is not asserted, the gated D latch ______ its output. a. can not change b. clears c. sets d. complements

Last Answer : a. can not change

.In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Description : .In an 8085 based system, the maximum number of input output devices can be connectedusing I/0 mapped I/O method isa) 64 b) 512 c) 256 d) 65536

Last Answer : b) 512

When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Description : When memory write or I/O read are active data is from the processor: a. Input b. Output c. Processor d. None of these

Last Answer : b. Output

When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Description : When memory read or I/O read are active data is to the processor : a. Input b. Output c. Processor d. None of these

Last Answer : a. Input

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Last Answer : c) 2000 to 3FFFH

Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Description : Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Last Answer : a) i, ii

List typical inputs and outputs for PLC (four input and any four output).

Description : List typical inputs and outputs for PLC (four input and any four output).

Last Answer : Typical PLC inputs  Push Button  Selector Switch  Proximity switch  FOOT switch, level switch  Analog input  Typical PLC outputs  Contactor Coil, solenoid, relay  Indicating Lamp  Buzzer  Alaram annunciator

The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Description : The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Last Answer : a) 8 byte, on-chip 128 byte RAM.

State True or False. i) In spooling high speed device like a disk is interposed between running program and low-speed device in Input/output. ii) By using spooling for example instead of writing directly to a printer, outputs are written to the disk. A) i-True, ii-False B) i-True, ii-True C) i-False, ii-True D) i-False, ii-False

Description : State True or False. i) In spooling high speed device like a disk is interposed between running program and low-speed device in Input/output. ii) By using spooling for example instead of writing directly to a printer, ... ii-False B) i-True, ii-True C) i-False, ii-True D) i-False, ii-False

Last Answer : B) i-True, ii-True

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

Which of the following is not a program linking directive i) EXTRN ii) SEGMENT iii) NAME iv) PUBLIC v) USING a) iv, v b) ii, iii c) i, iii d) ii, v

Description : Which of the following is not a program linking directive i) EXTRN ii) SEGMENT iii) NAME iv) PUBLIC v) USING a) iv, v b) ii, iii c) i, iii d) ii, v

Last Answer : c) i, iii

Which of the following is of type memory initialized Directive? i) DS ii) SET iii) DW iv) DBIT a) i, iii b) ii c) iii d) iv, ii

Description : Which of the following is of type memory initialized Directive? i) DS ii) SET iii) DW iv) DBIT a) i, iii b) ii c) iii d) iv, ii

Last Answer : b) ii

Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Description : Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Last Answer : c) iv, i

Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Description : Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Last Answer : c) i, v only

Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Description : Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Last Answer : a) ii, v only

Which of the following are the functions of operating system? i) recovering from errors ii) facilitating input/output iii) facilitating parallel operation iv) sharing hardware among users v) implementing user interface A) i, ii, ii, and v only B) i, ii, iii, and iv only C) ii, iii, iv and v only D) All i, ii, iii, iv and v

Description : Which of the following are the functions of operating system? i) recovering from errors ii) facilitating input/output iii) facilitating parallel operation iv) sharing hardware among users v) implementing user interface A) i, ii, ... only C) ii, iii, iv and v only D) All i, ii, iii, iv and v

Last Answer : D) All i, ii, iii, iv and v

Define: i) Input Offset Voltage ii) Input offset Current iii) Input Bias Current iv) Output offset voltage

Description : Define: i) Input Offset Voltage ii) Input offset Current iii) Input Bias Current iv) Output offset voltage

Last Answer : Definition of parameters of OPAMP is follows:  i) Input Offset Voltage: Input offset voltage is defined as the voltage that must be applied between the two input terminals of an OPAMP to null or ... to ground) and output voltage is obtained non zero such voltage is output offset voltage of opamp.

Compare BJT common base configuration with common collector configuration on the basis of (i) Current gain (ii) Voltage gain (iii) Input impedance (iv) Output impedance

Description : Compare BJT common base configuration with common collector configuration on the basis of (i) Current gain (ii) Voltage gain (iii) Input impedance (iv) Output impedance

Last Answer : Parameter Common Base Common Collector Current gain Low (About 1) High (1+β) Voltage gain High 1  Input impedance  Low High Output impedance High Low

If m is a power of 2, the number of select lines required for an m-input mux is: a. m b. 2^m c. log2 (m) d. 2*m

Description : If m is a power of 2, the number of select lines required for an m-input mux is: a. m b. 2^m c. log2 (m) d. 2*m

Last Answer : c. log2 (m)

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

______ input is available, so that another coprocessor can be connected and function in _________ with the 8087. . a) RQ/GT0, parallel b) RQ/GT1, parallel c) QS1 & QS0, parallel d) S0 & S1, parallel.

Description : ______ input is available, so that another coprocessor can be connected and function in _________ with the 8087. . a) RQ/GT0, parallel b) RQ/GT1, parallel c) QS1 & QS0, parallel d) S0 & S1, parallel.

Last Answer : a) RQ/GT0, parallel

Define with respect to FET:- (i) Static drain resistance (ii) Dynamic resistance (iii) Trans conductance (iv) Pinch-off voltage

Description : Define with respect to FET:- (i) Static drain resistance (ii) Dynamic resistance (iii) Trans conductance (iv) Pinch-off voltage

Last Answer : (i) Static drain resistance- It is the ratio of drain source voltage (ΔVDS) to the drain current (ID) at constant gate-source voltage. It can be expressed as, Rd = (VDS)/(ID) at ... of charge carrier and the value of drain current reaches its constant saturation value is called pinch off voltage.

If the differential amplifier is configured with a single input and differential outputs, what will the output signals be?

Description : If the differential amplifier is configured with a single input and differential outputs, what will the output signals be?

Last Answer : Each output will be a sine wave with a peak-to-peak amplitude of 100 millivolts. The output signals will be 180 degrees out of phase with each other.

computer operators a. writes computer programs for specific problems b. operate the device which input and output data from the computer c. normally require a college degree in computer science d. all of the above

Description : computer operators a. writes computer programs for specific problems b. operate the device which input and output data from the computer c. normally require a college degree in computer science d. all of the above

Last Answer : b. operate the device which input and output data from the computer

What type of device is computer keyboard? a. Memory b. Output c. Storage d. Input

Description : What type of device is computer keyboard? a. Memory b. Output c. Storage d. Input

Last Answer : d. Input

An input /output device at which data enters or leaves a computer system is a. Keyboard b. Terminal c. Printer d. Plotter

Description : An input /output device at which data enters or leaves a computer system is a. Keyboard b. Terminal c. Printer d. Plotter

Last Answer : b. Terminal

Magnetic tape can serve as a. Secondary storage media b. Output media c. Input media d. All of the above

Description : Magnetic tape can serve as a. Secondary storage media b. Output media c. Input media d. All of the above

Last Answer : d. All of the above

A computer consists of a. A central processing unit b. A memory c. Input and output unit d. All of the above

Description : A computer consists of a. A central processing unit b. A memory c. Input and output unit d. All of the above

Last Answer : d. All of the above

The central processing unit (CPU) consists of a. Input, output and processing b. Control unit, primary storage, and secondary storage c. Control unit, arithmetic-logic unit and primary storage d. Control unit, processing, and primary storage

Description : The central processing unit (CPU) consists of a. Input, output and processing b. Control unit, primary storage, and secondary storage c. Control unit, arithmetic-logic unit and primary storage d. Control unit, processing, and primary storage

Last Answer : c. Control unit, arithmetic-logic unit and primary storage

Which of the following is not an input device? a. OCR b. Optical scanners c. Voice recognition device d. COM (Computer Output to Microfilm)

Description : Which of the following is not an input device? a. OCR b. Optical scanners c. Voice recognition device d. COM (Computer Output to Microfilm)

Last Answer : d. COM (Computer Output to Microfilm)

A/n …. Device is any device that provides information, which is sent to the CPU a. Input b. Output c. CPU d. Memory

Description : A/n …. Device is any device that provides information, which is sent to the CPU a. Input b. Output c. CPU d. Memory

Last Answer : a. Input

perforated paper used as input of output media is known as a. paper tapes b. magnetic tape c. punched papers tape d. card punch

Description : perforated paper used as input of output media is known as a. paper tapes b. magnetic tape c. punched papers tape d. card punch

Last Answer : a. paper tapes

Regarding a VDU, Which statement is more correct? a. It is an output device b. It is an input device c. It is a peripheral device d. It is hardware item

Description : Regarding a VDU, Which statement is more correct? a. It is an output device b. It is an input device c. It is a peripheral device d. It is hardware item

Last Answer : c. It is a peripheral device

In analog computer a. Input is first converted to digital form b. Input is never converted to digital form c. Output is displayed in digital form d. All of above

Description : In analog computer a. Input is first converted to digital form b. Input is never converted to digital form c. Output is displayed in digital form d. All of above

Last Answer : b. Input is never converted to digital form

Central Processing Unit is combination of a. Control and storage b. Control and output unit c. Arithmetic logic and input unit d. Arithmetic logic and control unit

Description : Central Processing Unit is combination of a. Control and storage b. Control and output unit c. Arithmetic logic and input unit d. Arithmetic logic and control unit

Last Answer : d. Arithmetic logic and control unit