The area of memory with addresses near zero are called: a. High memory b. Mid memory c. Memory d. Low memory

The area of memory with addresses near zero are called:
a. High memory
b. Mid memory
c. Memory
d. Low memory
by

1 Answer

Answer :

d. Low memory
by

Related questions

A set of register which contain are: a. data b. memory addresses c. result d. all of these

Description : A set of register which contain are: a. data b. memory addresses c. result d. all of these

Last Answer : d. all of these

Using 12 binary digits how many unique house addresses would be possible: a. 28=256 b. 212=4096 c. 216=65536 d. None of these

Description : Using 12 binary digits how many unique house addresses would be possible: a. 28=256 b. 212=4096 c. 216=65536 d. None of these

Last Answer : b. 212=4096

A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Description : A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Last Answer : c. 65536

Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Description : Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Last Answer : b. Address bus

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

A___ on this pin indicates a memory operation: a. Low b. High c. Medium d. None of these

Description : A___ on this pin indicates a memory operation: a. Low b. High c. Medium d. None of these

Last Answer : a. Low

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : a) EA, high, internal, external

Which point to the ___ of the stack: a. TOP b. START c. MID

Description : Which point to the ___ of the stack: a. TOP b. START c. MID

Last Answer : a. TOP

A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is a. Memory b. Buffer c. Accumulator d. Address

Description : A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is a. Memory b. Buffer c. Accumulator d. Address

Last Answer : b. Buffer

The ALU of a computer normally contains a number of high speed storage element called a. Semiconductor memory b. Registers c. Hard disks d. Magnetic disk

Description : The ALU of a computer normally contains a number of high speed storage element called a. Semiconductor memory b. Registers c. Hard disks d. Magnetic disk

Last Answer : b. Registers

Mnemonic a memory trick is used in which of the following language? a. Machine language b. Assembly language c. High level language d. None of abov

Description : Mnemonic a memory trick is used in which of the following language? a. Machine language b. Assembly language c. High level language d. None of abov

Last Answer : b. Assembly language

The first electronic general purpose digital computer built by Motley and Accrete called ENIAC did not work on the stored program concept. How many number s could it store in its internal memory? a. 100 b. 20 c. 40 d. 80

Description : The first electronic general purpose digital computer built by Motley and Accrete called ENIAC did not work on the stored program concept. How many number s could it store in its internal memory? a. 100 b. 20 c. 40 d. 80

Last Answer : b. 20

What type of memory is not directly addressable by the CPU and requires special softw3are called EMS (expanded memory specification)? a. Extended b. Expanded c. Base d. Conventional

Description : What type of memory is not directly addressable by the CPU and requires special softw3are called EMS (expanded memory specification)? a. Extended b. Expanded c. Base d. Conventional

Last Answer : b. Expanded

The act of retrieving existing data from memory is called a. Read-out b. Read from c. Read d. All of above

Description : The act of retrieving existing data from memory is called a. Read-out b. Read from c. Read d. All of above

Last Answer : d. All of above

The process of starting a or restarting a computer system by loading instructions from a secondary storage device into the computer memory is called a. Duping b. Booting c. Padding d. CPS

Description : The process of starting a or restarting a computer system by loading instructions from a secondary storage device into the computer memory is called a. Duping b. Booting c. Padding d. CPS

Last Answer : b. Booting

The first electronic general purpose digital computer built by Mauchly and Eckert called ENIA did not work on the stored program principle. How many numbers could it store in its internal memory? a. 100 b. 20 c. 40 d. 80

Description : The first electronic general purpose digital computer built by Mauchly and Eckert called ENIA did not work on the stored program principle. How many numbers could it store in its internal memory? a. 100 b. 20 c. 40 d. 80

Last Answer : b. 20

In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Description : In an 8085 microprocessor, the instruction CMP B has been executed while the contentsof accumulator is less than that of register B. As a result carry flag and zero flag will berespectively (A) set, reset (B) reset, set (C) reset, reset (D) set, set

Last Answer : (A) set, reset

Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Description : Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Last Answer : g. All of these

____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Description : ____is used to control the cache with two new control bits not present in the 80386 microprocessor. What are the bits used to control the 8K byte cache? a) CR0, CD, NW b) CR0, NW, PWT c) Control Register Zero, PWT, PCD d) none

Last Answer : d) none

Basic concepts in memory interfacing

Description : Basic concepts in memory interfacing

Last Answer : The primary function of memory interfacing is that the microprocessor should be able to read from and write into a given register of a memory chip. To perform these operations the microprocessor ... Be able to select the chip Identify the register Enable the appropriate buffer

Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Description : Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Last Answer : a. 4 GB

L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Description : L2 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : b. On Mother Board

L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Description : L1 cache memory is places at ______ a. On Processor b. On Mother Board c. On Memory d. All of these

Last Answer : a. On Processor

Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Description : Which processor provided 1 MB memory: a. 16-bit 8086 and 8088 b. 32-bit 8086 and 8088 c. 64-bit 8086 and 8088 d. 8-bit 8086 and 8088

Last Answer : a. 16-bit 8086 and 8088

What is the main problem of Intel 4004 microprocessor: a. Speed b. Memory size c. World width d. All of these

Description : What is the main problem of Intel 4004 microprocessor: a. Speed b. Memory size c. World width d. All of these

Last Answer : d. All of these

___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Description : ___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Last Answer : b. Cache memory

Which process information at a much faster rate than it can retrieve it from memory: a. ALU b. Processor c. Microprocessor d. CPU

Description : Which process information at a much faster rate than it can retrieve it from memory: a. ALU b. Processor c. Microprocessor d. CPU

Last Answer : d. CPU

NMOS stands for: a. N-channel metal-oxide-semiconductor b. P-channel metal-oxide-semiconductor c. N-channel memory-oxide-semiconductor d. All the above

Description : NMOS stands for: a. N-channel metal-oxide-semiconductor b. P-channel metal-oxide-semiconductor c. N-channel memory-oxide-semiconductor d. All the above

Last Answer : a. N-channel metal-oxide-semiconductor

PMOS stands for: a. P-channel metal-oxide-semiconductor b. P-channel memory –oxide-semiconductor c. Both A and B d. None of these

Description : PMOS stands for: a. P-channel metal-oxide-semiconductor b. P-channel memory –oxide-semiconductor c. Both A and B d. None of these

Last Answer : a. P-channel metal-oxide-semiconductor

MOS stand for: a. Metal oxide semiconductor b. Memory oxide semiconductor c. A and B d. None of these

Description : MOS stand for: a. Metal oxide semiconductor b. Memory oxide semiconductor c. A and B d. None of these

Last Answer : a. Metal oxide semiconductor

Which is the parts of memory unit: a. Processor memory b. Main memory c. Secondary memory d. All of these

Description : Which is the parts of memory unit: a. Processor memory b. Main memory c. Secondary memory d. All of these

Last Answer : d. All of these

How many group of memory unit: a. Four b. Three c. Two d. One

Description : How many group of memory unit: a. Four b. Three c. Two d. One

Last Answer : b. Three

Which is an integral part of any microcomputer system and its primary purpose is to hold program and data: a. Memory unit b. Register unit c. A and B d. None of these

Description : Which is an integral part of any microcomputer system and its primary purpose is to hold program and data: a. Memory unit b. Register unit c. A and B d. None of these

Last Answer : a. Memory unit

Which is the components of computer: a. System Bus b. CPU c. Memory Unit d. All of these

Description : Which is the components of computer: a. System Bus b. CPU c. Memory Unit d. All of these

Last Answer : d. All of these

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Description : How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Description : Memory access in RISC architecture is limited to instructions a. CALL and RET b. PUSH and POP c. STA and LDA d. MOV and JMP

Last Answer : c. STA and LDA

A time sharing system imply a. more than one processor in the system b. more than one program in memory c. more than one memory in the system d. None of above

Description : A time sharing system imply a. more than one processor in the system b. more than one program in memory c. more than one memory in the system d. None of above

Last Answer : b. more than one program in memory

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

A complete microcomputer system consists of a. microprocessor b. memory c. peripheral equipment d. all of above

Description : A complete microcomputer system consists of a. microprocessor b. memory c. peripheral equipment d. all of above

Last Answer : d. all of above

Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

Last Answer : d. Program Register

Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Description : Where does a computer add and compare data? a. Hard disk b. Floppy disk c. CPU chip d. Memory chip

Last Answer : c. CPU chip

If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Description : If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Last Answer : c. halves

Because we wish to allow each ASCII code to occupy one location in memory, most memories are _____ addressable. a. BYTE b. NIBBLE c. WORD (16 bits) d. DOUBLEWORD (32 bits)

Description : Because we wish to allow each ASCII code to occupy one location in memory, most memories are _____ addressable. a. BYTE b. NIBBLE c. WORD (16 bits) d. DOUBLEWORD (32 bits)

Last Answer : a. BYTE

For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined