Which point to the ___ of the stack: a. TOP b. START c. MID

Which point to the ___ of the stack:
a. TOP
b. START
c. MID
by

1 Answer

Answer :

a. TOP
by

Related questions

When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is transferred to the program counter c. two data bytes stored in the top two locations of the stack are transferred to the program counter d. two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Define stack and explain stack related instructions

Description : Define stack and explain stack related instructions

Last Answer : The stack is a group of memory locations in the R/W memory thatis used for the temporary storage of binary information during the execution of the program. The stack related instructions are PUSH & POP

In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack

A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

The data in the stack is called: a. Pushing data b. Pushed c. Pulling d. None of these

Description : The data in the stack is called: a. Pushing data b. Pushed c. Pulling d. None of these

Last Answer : a. Pushing data

The structure of the stack is _______ type structure: a. First in last out b. Last in last out c. Both a & b d. None of these

Description : The structure of the stack is _______ type structure: a. First in last out b. Last in last out c. Both a & b d. None of these

Last Answer : a. First in last out

SP stand for: a. Stack pointer b. Stack pop c. Stack push d. None of these

Description : SP stand for: a. Stack pointer b. Stack pop c. Stack push d. None of these

Last Answer : a. Stack pointer

Which is the basic stack operation: a. PUSH b. POP c. BOTH A and B d. None of these

Description : Which is the basic stack operation: a. PUSH b. POP c. BOTH A and B d. None of these

Last Answer : c. BOTH A and B

Stack words on: a. LILO b. LIFO c. FIFO d. None of these

Description : Stack words on: a. LILO b. LIFO c. FIFO d. None of these

Last Answer : b. LIFO

The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Description : The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Last Answer : a. Stack pointer register

The subprogram finish the return instruction recovers the return address from the: a. Queue b. Stack c. Program counter d. Pointer

Description : The subprogram finish the return instruction recovers the return address from the: a. Queue b. Stack c. Program counter d. Pointer

Last Answer : b. Stack

Which is used to store critical pieces of data during subroutines and interrupts: a. Stack b. Queue c. Accumulator d. Data register

Description : Which is used to store critical pieces of data during subroutines and interrupts: a. Stack b. Queue c. Accumulator d. Data register

Last Answer : a. Stack

SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Description : SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Last Answer : b. Stack pointer

In 8087, _______ many register stack are there? And of _____ registers. These registers are used as _________ stack. a) 7, 40 bit, FIFO. b) 8, 60 bit, LILO. c) 8, 80 bit, LIFO d) 7, 80 bit, FILO.

Description : In 8087, _______ many register stack are there? And of _____ registers. These registers are used as _________ stack. a) 7, 40 bit, FIFO. b) 8, 60 bit, LILO. c) 8, 80 bit, LIFO d) 7, 80 bit, FILO.

Last Answer : b) 8, 60 bit, LILO.

What is the output of the following code PUSH AL a) Decrement SP by 2 & push a word to stack b) Increment SP by 2 & push a word to stack c) Decrement SP by 2 & push a AL to stack d) Illegal

Description : What is the output of the following code PUSH AL a) Decrement SP by 2 & push a word to stack b) Increment SP by 2 & push a word to stack c) Decrement SP by 2 & push a AL to stack d) Illegal

Last Answer : b) Increment SP by 2 & push a word to stack

Can ROM be used as stack? a) Yes b) No c) sometimes yes, sometimes no

Description : Can ROM be used as stack? a) Yes b) No c) sometimes yes, sometimes no

Last Answer : b) No

Which stack is used in 8085? a) FIFO b) LIFO c) FILO

Description : Which stack is used in 8085? a) FIFO b) LIFO c) FILO

Last Answer : b) LIFO

In 8085 name the 16 bit registers? a) Stack pointer b) Program counter c) a & b

Description : In 8085 name the 16 bit registers? a) Stack pointer b) Program counter c) a & b

Last Answer : c) a & b

Describe the functions of stack pointer and program counter of 8085.

Description : Describe the functions of stack pointer and program counter of 8085. 

Last Answer : Stack pointer: 1. It is a 16 bit register which is used to store the address of topmost filled memory location of stack memory. 2. SP always points current top of stack. 3. If data is ... of memory and in 8085 the address of memory is 16 bit. Hence program counter is 16 bit register.

___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Description : ___ memory system which is discussed later can improve matters in this respect: a. Data memory b. Cache memory c. Memory d. None of these

Last Answer : b. Cache memory

The value memvar must be transferred to the ___: a. Computer b. CPU c. Both A and B d. None of these

Description : The value memvar must be transferred to the ___: a. Computer b. CPU c. Both A and B d. None of these

Last Answer : b. CPU

The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Description : The CPU removes the ___ signal to complete the memory write operation: a. Read b. Write c. Both A and B d. None of these

Last Answer : a. Read

80386 support overall ___ addressing modes to facilitate efficient execution of higher level language programs. a) 9 b) 10 c) 11 d) 12

Description : 80386 support overall ___ addressing modes to facilitate efficient execution of higher level language programs. a) 9 b) 10 c) 11 d) 12

Last Answer : 11

The ___ bit decides whether it is a system descriptor or code/data segment descriptor a) P b) S c) D d) G

Description : The ___ bit decides whether it is a system descriptor or code/data segment descriptor a) P b) S c) D d) G

Last Answer : a) P

SP of 8051 is of ___ wide and it is loaded with the default value of ___ after reset. a) 2 byte, 08H b) 8 bit, 07H c) 1 byte, 09H d) 8 bit, 06H

Description : SP of 8051 is of ___ wide and it is loaded with the default value of ___ after reset. a) 2 byte, 08H b) 8 bit, 07H c) 1 byte, 09H d) 8 bit, 06H

Last Answer : d) 8 bit, 06H

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : a) 1, 8bit, single processor

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Description : Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Last Answer : d) 16, MCS96

The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Description : The SP is of ___ wide register. And this may be defined anywhere in the ______. a) 8 byte, on-chip 128 byte RAM. b) 8 bit, on chip 256 byte RAM. c) 16 bit,

Last Answer : a) 8 byte, on-chip 128 byte RAM.

___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Description : ___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Last Answer : b) RQ/GT0 & RQ/GT1, FWAIT

In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : c) 2, 9 bit, multiple processors

If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : a) EA, high, internal, external

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Description : Intel 8096 is of ___ bit microcontroller family called as ______. a) 8, MCS51 b) 16, MCS51 c) 8, MCS96 d) 16, MCS96

Last Answer : d) 16, MCS96

The area of memory with addresses near zero are called: a. High memory b. Mid memory c. Memory d. Low memory

Description : The area of memory with addresses near zero are called: a. High memory b. Mid memory c. Memory d. Low memory

Last Answer : d. Low memory

___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Description : ___ mode of addressing is a form of implied addressing: a. Stack b. Array Cc. Queue d. ‘Binary

Last Answer : a. Stack

Which type of cooling towers operate through a chimney or stack ___ a. Cross flow b. Counter flow c. Hyperbolic d. All of above

Description : Which type of cooling towers operate through a chimney or stack ___ a. Cross flow b. Counter flow c. Hyperbolic d. All of above

Last Answer : Hyperbolic

Lightning rods must be mounted a top structure not less than ___ above the highest point. A. 10 cm B. 20 cm C. 30 cm D. 40 cm

Description : Lightning rods must be mounted a top structure not less than ___ above the highest point. A. 10 cm B. 20 cm C. 30 cm D. 40 cm

Last Answer : C. 30 cm

Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

The point where control returns after a subprogram is completed is known as the : a. Return address b. Main Address c. Program Address d. Current Address

Description : The point where control returns after a subprogram is completed is known as the : a. Return address b. Main Address c. Program Address d. Current Address

Last Answer : a. Return address

`PQR` is a triangular park with `PQ=PR=200m`. A.T.V. tower stands at the mid-point of `QR`. If the angles of elevation of the top of the tower at `P`,

Description : `PQR` is a triangular park with `PQ=PR=200m`. A.T.V. tower stands at the mid-point of `QR`. If the angles of elevation of the top of the tower at `P`,

Last Answer : `PQR` is a triangular park with `PQ=PR=200m`. A.T.V. tower stands at the mid-point of `QR`. If the angles of ... (3)` B. `50sqrt(2)` C. `100` D. `50`

In a spring mass system of mass m and stiffness k, the end of the spring are securely fixed and mass is attached to intermediate point of spring. The natural frequency of longitudinal vibration of the system A) Is maximum when mass is attached to mid point of the spring B) Is minimum when mass is attached to mid point of the spring C) Decreases as the distance from the top end where mass is attached decreases D) Decreases as the distance from the bottom end where mass is attached decreases

Description : In a spring mass system of mass m and stiffness k, the end of the spring are securely fixed and mass is attached to intermediate point of spring. The natural frequency of longitudinal ... is attached decreases D) Decreases as the distance from the bottom end where mass is attached decreases

Last Answer : B) Is minimum when mass is attached to mid point of the spring

Does LG have a washer and dryers that stack on top of each other for space saving?

Description : Does LG have a washer and dryers that stack on top of each other for space saving?

Last Answer : Yes, they have multiple stackable dryer/washers.

Can I find storage bins that stack on top of each other to organize my basement?

Description : Can I find storage bins that stack on top of each other to organize my basement?

Last Answer : A great place to look is a store such as "Bed, Bath, and Beyond." They have a great selection of stacking storage containers. They also sell Space Bags, which can reduce the total amount ... plus the Rubbermaid stacking storage containers will keep your items dry and safe even in a damp basement.

Markers in subroutine cannot be accepted as limits whereas this markers stands for: a. Top of stack b. Bottom of stack c. Middle of stack d. Allof these

Description : Markers in subroutine cannot be accepted as limits whereas this markers stands for: a. Top of stack b. Bottom of stack c. Middle of stack d. Allof these

Last Answer : a. Top of stack

In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Description : In register stack the top item is read from the stack into: a. SR b. IR Cc. RR d. DR

Last Answer : d. DR