In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features i) A 5 bit control port is available. ii) Three I/O lines are available at Port C. a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2

In 8255, under the I/O mode of operation we have __ modes. Under which mode will have the following features
i) A 5 bit control port is available.
ii) Three I/O lines are available at Port C.
a) 3, Mode2 b) 2, Mode 2 c) 4, Mode 3 d) 3, Mode 2
by

1 Answer

Answer :

a) 3, Mode2
by

Related questions

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : a) 1, 8bit, single processor

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : c) 2, 9 bit, multiple processors

__ bit in ICW1 indicates whether the 8259A is cascade mode or not? a) LTIM=0 b) LTIM=1 c) SNGL=0 d) SNGL=1

Description : __ bit in ICW1 indicates whether the 8259A is cascade mode or not? a) LTIM=0 b) LTIM=1 c) SNGL=0 d) SNGL=1

Last Answer : c) SNGL=0

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Description : 8096 has ___ general purpose I/O ports, Port 2 includes ______ of the following i) two quasi-bidirectional I/O lines ii) two output lines iii) four input lines iv) open drain outputs a) 4, i, iv b) 6, ii, iii c) 4, i,ii,iii d) 6, i, ii, iv

Last Answer : c) 4, i,ii,iii

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

How many synchronous and asynchronous modes are there in serial port of 8096? M. Krishna Kumar/IISc. Bangalore M5/V1/June 04/1 Microprocessors and Microcontrollers/ Multiple Choice Questions Architecture of Micro controllers a) 2, 2 respectively b) 3,1 respectively c) 1, 3 respectively d) 1, 2 respectively

Description : How many synchronous and asynchronous modes are there in serial port of 8096? M. Krishna Kumar/IISc. Bangalore M5/V1/June 04/1 Microprocessors and Microcontrollers/ Multiple Choice Questions Architecture of Micro ... 2, 2 respectively b) 3,1 respectively c) 1, 3 respectively d) 1, 2 respectively

Last Answer : c) 1, 3 respectively

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH

Last Answer : c) 2000 to 3FFFH

In serial communication modes, mode 1 the Baud rate = a) BR=2SMOD/32 * (Timer 0 over flow rate) b) BR=2SMOD/16 * (Timer 1 over flow rate) c) BR=2SMOD/16 * (Timer 0 over flow rate) d) BR=2SMOD/32 * (Timer 1 over flow rate)

Description : In serial communication modes, mode 1 the Baud rate = a) BR=2SMOD/32 * (Timer 0 over flow rate) b) BR=2SMOD/16 * (Timer 1 over flow rate) c) BR=2SMOD/16 * (Timer 0 over flow rate) d) BR=2SMOD/32 * (Timer 1 over flow rate)

Last Answer : b) BR=2SMOD/16 * (Timer 1 over flow rate)

In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Description : In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Last Answer : c) SM2 , 9DH

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Description : Which of the following instruction is used to set bit port directly? a) SET P1.0 b) MOV P1.0, bit c) SETB P1.0 d) JB P1.0, bit

Last Answer : JB P1.0, bit

If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : a) EA, high, internal, external

In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Description : In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Last Answer : b)Coprocessor is interfaced in MIN mode

In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Description : In 8086 microprocessor one of the following statements is not true. a) Coprocessor is interfaced in MAX mode b) Coprocessor is interfaced in MIN mode c) I/O can be interfaced in MAX / MIN mode

Last Answer : b) Coprocessor is interfaced in MIN mode

How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Description : How bit microprocessor inexpensive a separate interface is provided with I/O device: a. 2 bit b. 4 bit c. 8 bit d. 32 bit

Last Answer : c. 8 bit

The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Description : The microprocessor can read/write 16 bit data from or to ________ A. memory B. I /O device C. processor D. register

Last Answer : The microprocessor can read/write 16 bit data from or to memory 

The conditional branch instruction JNS performs the operations when if __ a) ZF =0 b) SF=0 c) PF=0 d) CF=0

Description : The conditional branch instruction JNS performs the operations when if __ a) ZF =0 b) SF=0 c) PF=0 d) CF=0

Last Answer : b) SF=0

What is the use of addressing modes, mention the different types

Description : What is the use of addressing modes, mention the different types

Last Answer : The various formats of specifying the operands are called addressing modes, it is used to access the operands or data. The different types are as follows • Immediate addressing • Register addressing • Direct addressing • Indirect addressing • Implicit addressing

80386 support overall ___ addressing modes to facilitate efficient execution of higher level language programs. a) 9 b) 10 c) 11 d) 12

Description : 80386 support overall ___ addressing modes to facilitate efficient execution of higher level language programs. a) 9 b) 10 c) 11 d) 12

Last Answer : 11

Enlist any four addressing modes of 8086 microprocessor.

Description : Enlist any four addressing modes of 8086 microprocessor.

Last Answer : Addressing modes of 8086 : 1. Immediate 2. Direct 3. Register 4. Register indirect 5. Indexed 6. Register relative 7. Based indexed 8. Relative based indexed 9. Implied

Which pin of port 3 is has an alternative function as write control signal for external data memory? a) P3.8 b) P3.3 c) P3.6 d) P3.1

Description : Which pin of port 3 is has an alternative function as write control signal for external data memory? a) P3.8 b) P3.3 c) P3.6 d) P3.1

Last Answer : d) P3.1

Which pin of port 3 is has an alternative function as write control signal for external data memory? a) P3.8 b) P3.3 c) P3.6 d) P3.1

Description : Which pin of port 3 is has an alternative function as write control signal for external data memory? a) P3.8 b) P3.3 c) P3.6 d) P3.1

Last Answer : c) P3.6

The necessary steps carried out to perform the operation of accessing either memory or I/O Device, constitute a ___________________ a) fetch operation b) execute operation c) machine cycle

Description : The necessary steps carried out to perform the operation of accessing either memory or I/O Device, constitute a ___________________ a) fetch operation b) execute operation c) machine cycle

Last Answer : c) machine cycle

Which are the types of important ideas to notice about these odometer readings: a. The MSB is the sign bit .O for a +sign and 1 for a— sign b. The negative number represent the 2’s complement of the positive number c. Both d. __ Allof these

Description : Which are the types of important ideas to notice about these odometer readings: a. The MSB is the sign bit .O for a +sign and 1 for a— sign b. The negative number represent the 2’s complement of the positive number c. Both d. __ Allof these

Last Answer : c. Both

Traditional mode of irrigation are practiced in India because, A. They are cheap. B. They are reliable. C. Indians don’t use other modes as they are expensive. D. They are available abundantly.

Description : Traditional mode of irrigation are practiced in India because, A. They are cheap. B. They are reliable. C. Indians don’t use other modes as they are expensive. D. They are available abundantly.

Last Answer : A. They are cheap. B. They are reliable.

Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Description : Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Last Answer : a) i, ii

Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Description : Which of the following instruction is of logical instructions? i) CPL A ii) JC rel iii) DA A iv) ANL A, Rn v) RR A vi) CPL bit a) i, v b) v, iii, I c) iv, ii d) v, iii, ii

Last Answer : c) iv, i

Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Description : Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Last Answer : c) i, v only

Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Description : Which of the following is of bit operations? i) SP ii) P2 iii) TMOD iv) SBUF v) IP a) ii, v only b) ii, iv, v only c) i, v only d) iii, ii only

Last Answer : a) ii, v only

How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Description : How many bit microprocessor still survives in low-end application such as microwave ovens and small control system: a. 4 bit b. 16 bit c. 32 bit d. 64 bit

Last Answer : a. 4 bit

Control signals used for DMA operation are ____________

Description : Control signals used for DMA operation are ____________

Last Answer : HOLD & HLDA.

Which are the READ operation can in simple steps: a. Address b. Data c. Control d. All of these

Description : Which are the READ operation can in simple steps: a. Address b. Data c. Control d. All of these

Last Answer : d. All of these

Given below are four methods (A-D) and their modes of action (i-iv) in achieving contraception. Select their correct matching from the four options that follow. Method Mode of Action A. The pill (i) Prevents sperms reaching cervix B. Condom (ii) Prevents implantation C. Vasectomy (iii) Prevents ovulation D. Copper T (iv) Semen contains no sperms (a) A – (iii), B – (iv), C – (i), D – (ii) (b) A – (ii), B – (iii), C – (i), D – (iv) (c) A – (iii), B – (i), C – (iv), D – (ii) (d) A – (iv), B – (i), C – (ii), D – (iii)

Description : Given below are four methods (A-D) and their modes of action (i-iv) in achieving contraception. Select their correct matching from the four options that follow. Method Mode of Action A. The pill (i) Prevents sperms reaching cervix B. Condom ... D - (ii) (d) A - (iv), B - (i), C - (ii), D - (iii)

Last Answer : A – (iii), B – (i), C – (iv), D – (

Is the Onkyo TX 8255 Receiver a good one for a home stereo system?

Description : Is the Onkyo TX 8255 Receiver a good one for a home stereo system?

Last Answer : It's a great receiver with a low signal-to-noise ratio.

To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface

Description : To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface chip. the status of the chip select input would be  (a) TRISTATE (b) HIGH (b) LOW (d) DON’T CARE 

Last Answer : To establish a communication between 8085 microprocessor and 8255 Programmable Peripheral Interface chip. the status of the chip select input would be  (a) TRISTATE (b) HIGH (b) LOW (d) DON’T CARE 

Which control transfer passes the function viacontrol_ a Logic b. Operation ce. Circuit d. __ Allof these

Description : Which control transfer passes the function viacontrol_ a Logic b. Operation ce. Circuit d. __ Allof these

Last Answer : ce. Circuit

five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Description : five bits of OPR select one of the operation inthe __ in control register. a. CPU b. RISC ec ALU d. MUX

Last Answer : ec ALU

standard I/O uses which control pin on the micro processor: a. IO/M

Description : standard I/O uses which control pin on the micro processor: a. IO/M

Last Answer : a. IO/M

Which bus plays a crucial role in I/O: a. System bus b. Control bus c. Address bus d. Both A and B

Description : Which bus plays a crucial role in I/O: a. System bus b. Control bus c. Address bus d. Both A and B

Last Answer : b. Control bus

Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Description : Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Last Answer : a) 0013H, either TI or RI flag is set

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : a) IE

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI