How can we make computers work faster?
a. The fetch-execute cycle and pipelining
b. The assembly
c. Both A and B
d. None of these

1 Answer

Answer :

a. The fetch-execute cycle and pipelining

Related questions

Description : Who is the represents the fundamental process in the operation of the CPU: a. The fetch-execute cycle and pipelining b. The assembly c. Both A and B d. None of these

Last Answer : a. The fetch-execute cycle and pipelining

Description : The fetch-execute cycle is to use a system know as: a. Assembly line b. Pipelining c. Cache d. None of these

Last Answer : b. Pipelining

Description : The necessary steps carried out to perform the operation of accessing either memory or I/O Device, constitute a ___________________ a) fetch operation b) execute operation c) machine cycle

Last Answer : c) machine cycle

Description : Pipeline implement a. fetch instruction b. decode instruction c. fetch operand d. calculate operand e. execute instruction f. all of abve

Last Answer : f. all of abve

Description : The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Last Answer : c. Throughput

Description : The act of acquiring an instruction is referred as the____ the instruction: a. Fetching b. Fetch cycle c. Both a and b d. None of these

Last Answer : a. Fetching

Description : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Last Answer : In 8085 microprocessor, how many T-states does OPCODE FETCH machine cycle normally require (i.e., when HOLD and WAIT signals are NOT forced)? A) 4 to 6 B) 3 to 8 C) 2 to 3 D) 8 to 12 

Description : How do the contents of the MAR and MDR registers changes during the fetch decode execute cycle?

Last Answer : Need answer

Description : __is the sequence of operations performed by CPU in processing an instruction: a. Execute cycle b. Fetch cycle c. Decode d. Instruction cycle

Last Answer : d. Instruction cycle

Description : Which cycle refers to the time period during which one instruction is fetched and executed by the CPU: a. Fetch cycle b. Instruction cycle c. Decode cycle d. Execute cycle

Last Answer : b. Instruction cycle

Description : Pipelining strategy is called implement a. instruction execution b. instruction prefetch c. instruction decoding d. instruction manipulation

Last Answer : b. instruction prefetch

Description : In 8086 microprocessor one of the following statements is not true.a)Coprocessor is interfaced in MAX mode b)Coprocessor is interfaced in MIN mode c)I/O can be interfaced in MAX / MIN moded)Supports pipelining

Last Answer : b)Coprocessor is interfaced in MIN mode

Description : If ______input pin of 80386 if activated, allows address pipelining during 80386 bus cycles. a) BS16 b) NA c) PEREQ d) ADS

Last Answer : a) BS16

Description : Define pipelining.

Last Answer : Pipelining: Process of fetching the next instruction while the current instruction is executing is called pipelining which will reduce the execution time.

Description : Steps involved to fetch a byte in 8085

Last Answer : i. The PC places the 16-bit memory address on the address bus ii. The control unit sends the control signal RD to enable the memory chip iii. The byte from ... byte is placed in the instruction decoder of the microprocessor and the task is carried out according to the instruction

Description : The secondary storage devices can only store data but they cannot perform a. Arithmetic Operation b. Logic operation c. Fetch operations d. Either of the above

Last Answer : d. Either of the above

Description : To locate a data item for storage is a. Field b. Feed c. Database d. Fetch

Last Answer : d. Fetch

Description : _is the step during which a new instruction is read from the memory: a Decode b. Fetch c. Execute d. None of these

Last Answer : b. Fetch

Description : A computer executes programs in the sequence of : (1) Execute, Fetch, Decode (2) Store, Fetch, Execute (3) Fetch, Decode, Execute (4) Decode, Fetch, Execute

Last Answer : Fetch, Decode, Execute

Description : A microporgram is sequencer perform the operation a. read b. write c. execute d. read and write e. read and execute

Last Answer : e. read and execute

Description : The language that the computer can understand and execute is called a. Machine language b. Application software c. System program d. All of above

Last Answer : a. Machine language

Description : One of the main feature that distinguish microprocessors from micro-computers is a. Words are usually larger in microprocessors b. Words are shorter in microprocessors c. Microprocessor does not contain I/O devices d. Exactly the same as the machine cycle time

Last Answer : c. Microprocessor does not contain I/O devices

Description : Ti is the time taken for the ith stage and there are n stages in the: a. Throughput b. Assembly line c. Both A and B d. None of these

Last Answer : b. Assembly line

Description : Which of the following is called low level languages? a. Machine language b. Assembly language c. Both of the above d. None of above

Last Answer : c. Both of the above

Description : Which process information at a much faster rate than it can retrieve it from memory: a. ALU b. Processor c. Microprocessor d. CPU

Last Answer : d. CPU

Description : Which technology speed faster and higher density: a. PMOS b. NMOS c. HMOS d. All the above

Last Answer : a. PMOS

Description : Which of the following statements on DRAM are correct? i) Page mode read operation is faster than RAS read. ii) RAS input remains active during column address strobe. iii) The row and column addresses are strobed into the ... RAS and CAS inputs respectively. a) i & iii b) i & ii c) all d) iii

Last Answer : d) iii

Description : Access time is faster for a) ROM b) SRAM c) DRAM

Last Answer : b) SRAM

Description : The advantage of memory mapped I/O over I/O mapped I/O is, a) Faster b) Many instructions supporting memory mapped I/O c) Require a bigger address decoder d) All the above

Last Answer : d) All the above

Description : The time taken for all stages of the assembly line to become active is called the: a. Flow through time b. Clock period c. Throughput d. All of these

Last Answer : a. Flow through time

Description : Which is most commonly measured in terms of MIPS previously million instruction per second: a. Microprocessor b. Performance of a microprocessor c. Assembly line d. None of thes

Last Answer : b. Performance of a microprocessor

Description : Each model of a computer has a unique a. Assembly of a computer b. Machine language c. High level language d. All of the above

Last Answer : b. Machine language

Description : A disk storage medium in the form of an assembly containing a single rigid magnetic disk permanently is a. Fixed disk b. Disk cartridge c. Card punch d. Card reader

Last Answer : b. Disk cartridge

Description : Which of the following is machine independence program? a. High level language b. Low level language c. Assembly language d. Machine language

Last Answer : a. High level language

Description : which of the following is problem oriented language? a. High level language b. Machine language c. Assembly language d. Low level language

Last Answer : a. High level language

Description : Easily reloctable language is a. Machine language b. Assembly language c. High level language d. Medium level language

Last Answer : b. Assembly language

Description : The translator program used in assembly language is called a. Compiler b. Interpreter c. Assembler d. Translator

Last Answer : c. Assembler

Description : Mnemonic a memory trick is used in which of the following language? a. Machine language b. Assembly language c. High level language d. None of abov

Last Answer : b. Assembly language

Description : Which language is directly understood by the computer without translation program? a. Machine language b. Assembly language c. High level language d. None of above

Last Answer : a. Machine language

Description : What is the output of the following code AL=00110101 BL= 39H M. Krishna Kumar/IISc. Bangalore M2/V1/June 04/1 Microprocessors and Microcontrollers/Assembly language of 8086 Multiple Choice Questions SUB AL, BL AAS ... , CF=1 b) BL=00000100, CF=0 c) AL=11111100 CF=1 d) BL= 00000100, CF=1

Last Answer : b) BL=00000100, CF=0

Description : In latest generation computers, the instructions are executed a. Parallel only b. Sequentially only c. Both sequentially and parallel d. All of above

Last Answer : c. Both sequentially and parallel

Description : Which statement is valid about computer program? A) High level languages must be converted into machine language to execute B) High level language programs are more efficient and faster to execute C) It ... to identify errors in high level language program than in low level programs D) All of above

Last Answer : Answer : A

Description : Multi-programming systems________: a) Are easier to develop than single programming systems b) Execute each job faster c) Execute more jobs in the same time d) None of The Above

Last Answer : c) Execute more jobs in the same time

Description : Multiprogamming Systems...... 1) Are easier to develop than single Programming systems 2) Execute each job Faster 3) Execute more jobs in the same time period 4) None of these

Last Answer : 3) Execute more jobs in the same time period

Description : Assembler works to convert assembly language program into machine language : a. Before the computer can execute it b. After the computer can execute it c. In between execution d. All of these

Last Answer : a. Before the computer can execute it

Description : Assembler is: a) a program that places programs into memory and prepares them for execution b) a program that automate the translation of assembly language into machine language c) is a program that appears to execute a source program as if it were machine language d) None of The Above

Last Answer : b) a program that automate the translation of assembly language into machine language

Description : Briefly explain the steps involved in a fetch cycle?

Last Answer : Answer :Fetch cycle is the time required to fetch an opcode from a particular location in memory. General Fetch Cycles consist of 3T states. The first T state involves the sending of the memory address ... . For slower memories the processors has the provision to get in to the WAIT cycles as well.

Description : A CPU handles interrupt by executing interrupt service subroutine................. (A) by checking interrupt register after execution of each instruction (B) by checking interrupt register ... cycle (C) whenever an interrupt is registered (D) by checking interrupt register at regular time interval

Last Answer : (A) by checking interrupt register after execution of each instruction

Description : Microprocessors can be used to make a. Computers b. Digital systems c. Calculators d. All of above

Last Answer : d. All of above

Description : Processors of all computers, whether micro, mini or mainframe must have a. ALU b. Primary Storage c. Control unit d. All of above

Last Answer : b. Primary Storage