Source statements consist of 5fields in microinstruction source code are: a. Lable b. Micro-ops c. CD-spec d. BR-spec e. Address f. All of these

Source statements consist of 5fields in microinstruction source code are:

a. Lable
b. Micro-ops
c. CD-spec
d. BR-spec
e. Address
f. All of these
by

1 Answer

Answer :

f. All of these
by

Related questions

Who determine under what conditions the branching will occur and when. a. By combination of CD and BT b. By combination of CD and BR c. By combination of CD and CR d. By combination of TD and BR

Description : Who determine under what conditions the branching will occur and when. a. By combination of CD and BT b. By combination of CD and BR c. By combination of CD and CR d. By combination of TD and BR

Last Answer : b. By combination of CD and BR

Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Description : Which of the following 2 task are performed to execute an instruction by MCU: a. Microinstruction execution b. Microinstruction sequencing c. Botha&b d. None of these

Last Answer : c. Botha&b

What is the purpose of microinstruction executions. a. Generate a control signal b. Generate a control signal to compile c. Generate a control signal to execute d. Allof these

Description : What is the purpose of microinstruction executions. a. Generate a control signal b. Generate a control signal to compile c. Generate a control signal to execute d. Allof these

Last Answer : c. Generate a control signal to execute

Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Description : Which microinstruction provide next instruction from control memory: a. Microinstruction execution b. Microinstruction Buffer c. Microinstruction decoder d. Microinstraction Sequencing

Last Answer : d. Microinstraction Sequencing

The control memory contains a set of words where each word is: a. Microinstruction b. Program c. Sets d. All of these

Description : The control memory contains a set of words where each word is: a. Microinstruction b. Program c. Sets d. All of these

Last Answer : a. Microinstruction

By whom address of external function in the assembly source file supplied by __ when activated: a. Assembler b. Linker c. Machine d. Code

Description : By whom address of external function in the assembly source file supplied by __ when activated: a. Assembler b. Linker c. Machine d. Code

Last Answer : b. Linker

For each micro operation the control unit generates set of_ signals. a. Control b. Address c. Data d. None of these

Description : For each micro operation the control unit generates set of_ signals. a. Control b. Address c. Data d. None of these

Last Answer : a. Control

Micro-orders generate the_ __ address of operand and execute instruction and prepare for fetching next instruction from the main memory: a. Physical b. Effective c. Logical d. all of above

Description : Micro-orders generate the_ __ address of operand and execute instruction and prepare for fetching next instruction from the main memory: a. Physical b. Effective c. Logical d. all of above

Last Answer : b. Effective

PC can be loaded from. a. BR b. CR c. AR d. TR

Description : PC can be loaded from. a. BR b. CR c. AR d. TR

Last Answer : c. AR

Which field is used to requests for branching: a. DR b. CR c. TR d BR

Description : Which field is used to requests for branching: a. DR b. CR c. TR d BR

Last Answer : d BR

which field is used to determine what type of transfer occurs: a CR b. SR c. BR d. MR

Description : which field is used to determine what type of transfer occurs: a CR b. SR c. BR d. MR

Last Answer : a CR

Various machine level components are: a. Address register > Program counter c Data register d. Accumulator register e. Memory of 2K,16 bits/word RAM f. Multiplexers g. Allof these

Description : Various machine level components are: a. Address register > Program counter c Data register d. Accumulator register e. Memory of 2K,16 bits/word RAM f. Multiplexers g. Allof these

Last Answer : g. Allof these

is a symbolic representation of discrete elements of information: a. Data b. Code c. Address d. Control

Description : is a symbolic representation of discrete elements of information: a. Data b. Code c. Address d. Control

Last Answer : b. Code

An instruction code must specify the address of the__. a. Opecode b. Operand c. Both d. None

Description : An instruction code must specify the address of the__. a. Opecode b. Operand c. Both d. None

Last Answer : b. Operand

In 1-address format how many address is used both as source as well as destination: a. b. 9 a 1 2 3 4

Description : In 1-address format how many address is used both as source as well as destination: a. b. 9 a 1 2 3 4

Last Answer : 1

what is full form of EDSAC: a. Electronic delay source accumulator calculator b. Electronic delay storage automatic code c. Electronic destination source automatic calculator d. Electronic delay storage automatic calculator

Description : what is full form of EDSAC: a. Electronic delay source accumulator calculator b. Electronic delay storage automatic code c. Electronic destination source automatic calculator d. Electronic delay storage automatic calculator

Last Answer : d. Electronic delay storage automatic calculator

The operation is specified by a binary code known as the a. Operand code b. Opcode c. Source code d. — Allof these

Description : The operation is specified by a binary code known as the a. Operand code b. Opcode c. Source code d. — Allof these

Last Answer : b. Opcode

Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Description : Which micro operations carry information from one register to another. a. Register transfer b. Arithmetic c. Logical d. — Allof these

Last Answer : a. Register transfer

Micro operation is shown as: a. RI->R2 b. R1<-R2

Description : Micro operation is shown as: a. RI->R2 b. R1

Last Answer : b. R1

Arithmetic operation are carried by such micro operation on stored numeric data available in a. Register b. Data c. Both d. None

Description : Arithmetic operation are carried by such micro operation on stored numeric data available in a. Register b. Data c. Both d. None

Last Answer : a. Register

Which operation are binary type, and are performed on bits string that is placed in register: a. Logical micro operation b. Arithmetic micro operation c. Both d. None

Description : Which operation are binary type, and are performed on bits string that is placed in register: a. Logical micro operation b. Arithmetic micro operation c. Both d. None

Last Answer : a. Logical micro operation

A micro operation every bit of a register is a: a. Constant b. Variable c. Both d. None

Description : A micro operation every bit of a register is a: a. Constant b. Variable c. Both d. None

Last Answer : b. Variable

Which operation is extremely useful in serial transfer of data: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Description : Which operation is extremely useful in serial transfer of data: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Last Answer : c. Shift micro operation

Which operation refer bitwise manipulation of contents of register: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Description : Which operation refer bitwise manipulation of contents of register: a. Logical micro operation b. Arithmetic micro operation c. Shift micro operation d. None of these

Last Answer : a. Logical micro operation

Which symbol will be used to denote an micro operation. a. (*) b. (v) c. Both d. None

Description : Which symbol will be used to denote an micro operation. a. (*) b. (v) c. Both d. None

Last Answer : b. (v)

IBM-360 type language is example which supporting _—___—sJanguage. a. Micro b. Macro c. Botha &b d. None of these

Description : IBM-360 type language is example which supporting _—___—sJanguage. a. Micro b. Macro c. Botha &b d. None of these

Last Answer : b. Macro

Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Description : Each instruction is executed by set of micro operations termed as. a. Micro instructions b. Mini instructions c. Botha &b d. None of these

Last Answer : a. Micro instructions

Sequence of microinstructions is termed as micro program or a. Hardware b. Software c. Firmware d. None of these

Description : Sequence of microinstructions is termed as micro program or a. Hardware b. Software c. Firmware d. None of these

Last Answer : c. Firmware

The micro program is an written in microcode and stored in firmware which is also referred as___ | a. Interpreter and control memory b. Translator and control store c. Translator and control memory d. ‘Interpreter and Translator

Description : The micro program is an written in microcode and stored in firmware which is also referred as___ | a. Interpreter and control memory b. Translator and control store c. Translator and control memory d. ‘Interpreter and Translator

Last Answer : a. Interpreter and control memory

Compared to hardware, firmware is _ __to design micro programmed organization: a. Difficult b. Easier c. Both a& b d. None of these

Description : Compared to hardware, firmware is _ __to design micro programmed organization: a. Difficult b. Easier c. Both a& b d. None of these

Last Answer : b. Easier

who coined the term micro program in 1951. a. T.V. Wilkes b. MV. Wilkes c. S.V. Wilkes d. DV. Wilkes

Description : who coined the term micro program in 1951. a. T.V. Wilkes b. MV. Wilkes c. S.V. Wilkes d. DV. Wilkes

Last Answer : b. MV. Wilkes

The function of these microinstructions is to issue the micro orders to_ _ a. CPU b. Memory c. Register d. Accumulator

Description : The function of these microinstructions is to issue the micro orders to_ _ a. CPU b. Memory c. Register d. Accumulator

Last Answer : a. CPU

A computer having writable control memory is known as_ a. Static micro programmable b. Dynamic micro programmable c. Botha & b d. None of these

Description : A computer having writable control memory is known as_ a. Static micro programmable b. Dynamic micro programmable c. Botha & b d. None of these

Last Answer : b. Dynamic micro programmable

Branching is implemented by depending on output of: a CD b RG c. CC d. CR

Description : Branching is implemented by depending on output of: a CD b RG c. CC d. CR

Last Answer : a CD

The attributes of a file are. a. Name b. Identifier c. Types d. Location e. Size f. Protection g. Time, date and user identification h. Allof these

Description : The attributes of a file are. a. Name b. Identifier c. Types d. Location e. Size f. Protection g. Time, date and user identification h. Allof these

Last Answer : h. Allof these

The various file operation are: a. Crating a file b. Writing a file c. Reading a file d. Repositioning within a file e. Deleting a file truncating a file f. All of these

Description : The various file operation are: a. Crating a file b. Writing a file c. Reading a file d. Repositioning within a file e. Deleting a file truncating a file f. All of these

Last Answer : f. All of these

Which operations are to be performed on a directory are: a. Search for a file b. Create a file c. Delete a file d. List a directory e. Rename a file f. Traverse the file system g. Allof these

Description : Which operations are to be performed on a directory are: a. Search for a file b. Create a file c. Delete a file d. List a directory e. Rename a file f. Traverse the file system g. Allof these

Last Answer : g. Allof these

Which are the basic operation for converting: a. Inputting b. Storing c. Processing d. Outputting e. Controlling f. All of these

Description : Which are the basic operation for converting: a. Inputting b. Storing c. Processing d. Outputting e. Controlling f. All of these

Last Answer : f. All of these

Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Description : Outputs of instruction/data path in CU are. a. Reg R/W b. Load/Reg-Reg c. ALU function select d. Load control e. Read control f. IR Latch g. JUMP/Branch/Next PC h_ = All of these

Last Answer : h_ = All of these

Which is the common program control instructions are. a Branch b. Jump c Call a subroutine d. Return e. Allof these f None of these

Description : Which is the common program control instructions are. a Branch b. Jump c Call a subroutine d. Return e. Allof these f None of these

Last Answer : e. Allof these

The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Description : The simplest method of controlling sequence of instruction execution is to have each instruction explicitly specify: a. The address of next instruction to be run b. Address of previous instruction c. Both a &b d. None of these

Last Answer : a. The address of next instruction to be run

The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Description : The instruction fetch operation is initiated by loading the contents of program counter into the and sends _ request to memory: a. Memory register and read b. Memory register and write c. Data register and read d. Address register and read

Last Answer : d. Address register and read

The contents of the program counter isthe __——__—oof the instruction to be run. a. Data b. Address c. Counter d. None of these

Description : The contents of the program counter isthe __——__—oof the instruction to be run. a. Data b. Address c. Counter d. None of these

Last Answer : b. Address

The instruction read from memory is then placed in the ___and contents of program counter is __ so that it contains the address of_ __ instruction in the program. a. Program counter, incremented and next b. Instruction register, incremented and previous c. Instruction register, incremented and next d. Address register, decremented and next

Description : The instruction read from memory is then placed in the ___and contents of program counter is __ so that it contains the address of_ __ instruction in the program. a. Program counter, ... incremented and previous c. Instruction register, incremented and next d. Address register, decremented and next

Last Answer : c. Instruction register, incremented and next

Which is addressed by sign extending the 16-bit displacement to 32-bit: a. Memory address b. Effective memory address c. Both a and b d. None of these

Description : Which is addressed by sign extending the 16-bit displacement to 32-bit: a. Memory address b. Effective memory address c. Both a and b d. None of these

Last Answer : b. Effective memory address

Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Description : Which are the causes of the interrupt: a. In any single device b. In processor poll devices c. In a device whose ID number is stored on the address bus d. Allof these

Last Answer : d. Allof these

The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Description : The register that includes the address of the memory unit is termed asthe _ a. MAR b PC Cc. IR d. None of these

Last Answer : a. MAR

In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Description : In memory read the operation puts memory address on to a register known as : a. PC b. ALU ce. MAR d. — Allof these

Last Answer : ce. MAR

Which operation puts memory address in memory address register and data in DR. a Memory read b. Memory write c Both d. None

Description : Which operation puts memory address in memory address register and data in DR. a Memory read b. Memory write c Both d. None

Last Answer : b. Memory write