A 20-bit address bus allows access to a memory of capacity 

(1) 1 Mb (2) 2 Mb (3) 32 Mb (4) 64 Mb 

2 Answers

Answer :

1

Answer :

1MB

Related questions

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Description : Calculate the size of memory address space for a 16 bit data and 20 bit address bus. A) 1 MB B) 2 MB C) 3 MB D) 4 MB

Last Answer : Calculate the size of memory address space for a 16 bit data and 20 bit address bus. A) 1 MB B) 2 MB C) 3 MB D) 4 MB

Description : The capacity of this chip is 1KB they are organized in the form of 1024 words with 8 bit word The what is the site of address bus: a. 8 bit b. 10 bit c. 12 bit d. 16 bit

Last Answer : b. 10 bit

Description : The Command to access the memory or the I/O device is carried by ______ A. Address Bus B. Data Bus C. Control Bus D. None of the Above

Last Answer : C. Control Bus

Description : In 8086 microprocessor , the address bus is ________ bit wide A. 12 bit B. 10 bit C. 16 bit D. 20 bit

Last Answer : In 8086 microprocessor, the address bus is 20 bit

Description : If ______input pin of 80386 if activated, allows address pipelining during 80386 bus cycles. a) BS16 b) NA c) PEREQ d) ADS

Last Answer : a) BS16

Description : The system is notified of a read or write operation by ___________ a) Appending an extra bit of the address b) Enabling the read or write bits of the devices c) Raising an appropriate interrupt signal d) Sending a special signal along the BUS

Last Answer : Sending a special signal along the BUS

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

Description : A 16 bit address bus can generate___ addresses: a. 32767 b. 25652 c. 65536 d. none of these

Last Answer : c. 65536

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

Description : .................. is a facility that allows programmers to address memory from a logical point of view, without regard to the main memory, physically available. A) Visual memory B) Real memory C) Virtual memory D) Secondary memory

Last Answer : C) Virtual memory

Description : A physical connection between the microprocessor memory and other parts of the microcomputer is known as A) Path B) Address bus C) Route D) All of the above

Last Answer : Answer : B

Description : In memory transfer location address is supplied by that puts this on address bus. a. ALU b. CPU Cc. MAR d. MDR

Last Answer : b. CPU

Description : The memory bus is also referred as _ a. Databus b. Address bus c. Memory bus d. — Allof these

Last Answer : a. Databus

Description : A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Last Answer : b. Address bus

Description : The lower red curvy arrow show that CPU places the address extracted from the memory location on the_____: a. Address bus b. System bus c. Control bus d. Data bus

Last Answer : a. Address bus

Description : Which register is connected to the memory by way of the address bus: a. MAR b. MDR c. SAM d. None of these

Last Answer : a. MAR

Description : A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Last Answer : b. Address bus

Description : A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Last Answer : b. Address bus

Description : A memory unit stores 2^16 bytes in 32-bit words. How many address bits are necessary in order to retrieve a single word from this memory unit?

Last Answer : Each word is 4 bytes, which occupies 4 consecutive addresses at 16 bits each. The first 14 bits of these addresses will be the same, differing only in the two least significant bits. You only need to specify the first 14 bits, because there are only 2^14 words occupying those 2^16 bytes.

Description : Instructions and memory address are represented by A) Character code B) Binary codes C) Binary word D) Parity bit

Last Answer : Answer : B

Description : Which is addressed by sign extending the 16-bit displacement to 32-bit: a. Memory address b. Effective memory address c. Both a and b d. None of these

Last Answer : b. Effective memory address

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : Binary codes

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : b. Binary codes

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : b. Binary codes

Description : The contents of information are stored in A) Memory data register B) Memory address register C) Memory arithmetic registers D) Memory access register

Last Answer : Answer : A

Description : What does MAR stand for? a) Main Address Register b) Memory Access Register c) Main Accessible Register d) Memory Address Register

Last Answer : Answer: d Explanation: MAR is a type of register which is responsible for the fetch operation. MAR is connected to the address bus and it specifies the address for the read and write operations

Description : Storage device where time to retrieve stored information is independent of address where it is stored is called _______ A. Random Access Memory B. Secondary Memory C. System D. None of the above

Last Answer : A. Random Access Memory

Description : Memories in which any location can be reached in a fixed amount of time after specifying its address is called ________ A. Sequential Access Memory B. Random Access Memory C. Quick Access Memory D. Mass storage

Last Answer : B. Random Access Memory

Description : In post-indexing the contents of the address field are used to access a memory location containing a___ address: Immediate addressing Direct addressing Register addressing ao | None of these

Last Answer : Direct addressing

Description : What is MAC ? A computer made by Apple Memory address corruption Mediocre Apple Computer Media Access Control

Last Answer : Media Access Control

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : Address register

Description : The contents of information are stored in _______: a) Memory Data Register b) Memory Address Register c) Memory Access Register d) Memory Arithmetic Register e) None of The Above

Last Answer : a) Memory Data Register

Description : The contents of information are stored in --- 1) Memory data register 2) Memory address register 3) Memory access register 4) Memory arithmetic register

Last Answer : 1) Memory data register

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Description :  ____ is the software that controls all the other software programs and allows to perform basic tasks.  a) Software b) Hardware c) Windows d) Operating System

Last Answer :  Operating System is the software that controls all the other software programs and allows to perform basic tasks. 

Description : Choose the correct remarks.  (1) C++ allows any operator to be overloaded (2) Some of the existing operators can’t be overloaded (3) Operator precedence can be changed (4) All of these

Last Answer : D

Description : What are the components of system bus? A) CPU Bus, Address Bus, Data Bus B) Memory, Control Unit, ALU C) Data Bus, Address Bus, Control Bus D) Register, PC, IR

Last Answer : What are the components of system bus? A) CPU Bus, Address Bus, Data Bus B) Memory, Control Unit, ALU C) Data Bus, Address Bus, Control Bus D) Register, PC, IR

Description : A simple cabling method, known as the..................topology allows about 30 computers on a maximum cable length of about 600 feet. A) Ring B) Bus C) Star D) Mesh

Last Answer : Bus

Description : A simple cabling method, known as the ……………… topology allows about 30 computers on a maximum cable length of about 600 feet. A) Ring B) Bus C) Star D) Mesh

Last Answer : B) Bus

Description : Dirty bit for a page in a page table  A) Helps avoid unnecessary writes on a paging device B) Helps maintain LRU information C) Allows only read on a page D) None of the above

Last Answer : Dirty bit for a page in a page table Helps avoid unnecessary writes on a paging device

Description : Let the page fault service time be 10 millisecond(ms) in a computer with average memory access time being 20 nanosecond(ns). If one page fault is generated for every 106 memory accesses, what is the effective access time for memory? (A) 21 ns (B) 23 ns (C) 30 ns (D) 35 ns

Last Answer : (C) 30 ns

Description : In a demand paging memory system, page table is held in registers. The time taken to service a page fault is 8 m.sec. if an empty frame is available or if the replaced page is not modified, and it takes 20 m.secs., if the replaced ... ? (A) 11.6 m.sec. (B) 16.4 m.sec. (C) 28 m.sec. (D) 14 m.sec.

Last Answer : (B) 16.4 m.sec. 

Description :  ____ is known as unauthorized access to the system.  a) Decryption b) Encryption c) Hacking d) None of the above

Last Answer :  Hacking is known as unauthorized access to the system. 

Description : ____ is known as allowing the authorized access to information.  a) Decryption b) Encryption c) Hacking d) None of the above

Last Answer : Decryption is known as allowing the authorized access to information.