The structure of the stack is _______ type structure:
a. First in last out
b. Last in last out
c. Both a & b
d. None of these

1 Answer

Answer :

a. First in last out

Related questions

Description : In 8087, _______ many register stack are there? And of _____ registers. These registers are used as _________ stack. a) 7, 40 bit, FIFO. b) 8, 60 bit, LILO. c) 8, 80 bit, LIFO d) 7, 80 bit, FILO.

Last Answer : b) 8, 60 bit, LILO.

Description : The processor uses the stack to keep track of where the items are stored on it this by using the: a. Stack pointer register b. Queue pointer register c. Both a & b d. None of these

Last Answer : a. Stack pointer register

Description : What is the output of the following code PUSH AL a) Decrement SP by 2 & push a word to stack b) Increment SP by 2 & push a word to stack c) Decrement SP by 2 & push a AL to stack d) Illegal

Last Answer : b) Increment SP by 2 & push a word to stack

Description : In 8085 name the 16 bit registers? a) Stack pointer b) Program counter c) a & b

Last Answer : c) a & b

Description : Which is the basic stack operation: a. PUSH b. POP c. BOTH A and B d. None of these

Last Answer : c. BOTH A and B

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

Description : Define stack and explain stack related instructions

Last Answer : The stack is a group of memory locations in the R/W memory thatis used for the temporary storage of binary information during the execution of the program. The stack related instructions are PUSH & POP

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Description : In immediate addressing the operand is placed a. in the CPU register b. after OP code in the instruction c. in memory d. in stack

Last Answer : b. after OP code in the instruction

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack

Description : A stack is a. an 8-bit register in the microprocessor b. a 16-bit register in the microprocessor c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Last Answer : c. a set of memory locations in R/WM reserved for storing information temporarily during the execution of computer

Description : The data in the stack is called: a. Pushing data b. Pushed c. Pulling d. None of these

Last Answer : a. Pushing data

Description : SP stand for: a. Stack pointer b. Stack pop c. Stack push d. None of these

Last Answer : a. Stack pointer

Description : Stack words on: a. LILO b. LIFO c. FIFO d. None of these

Last Answer : b. LIFO

Description : Which point to the ___ of the stack: a. TOP b. START c. MID

Last Answer : a. TOP

Description : The subprogram finish the return instruction recovers the return address from the: a. Queue b. Stack c. Program counter d. Pointer

Last Answer : b. Stack

Description : Which is used to store critical pieces of data during subroutines and interrupts: a. Stack b. Queue c. Accumulator d. Data register

Last Answer : a. Stack

Description : SP stands for: a. Status pointer b. Stack pointer c. a and b d. None of these

Last Answer : b. Stack pointer

Description : Can ROM be used as stack? a) Yes b) No c) sometimes yes, sometimes no

Last Answer : b) No

Description : Which stack is used in 8085? a) FIFO b) LIFO c) FILO

Last Answer : b) LIFO

Description : Describe the functions of stack pointer and program counter of 8085. 

Last Answer : Stack pointer: 1. It is a 16 bit register which is used to store the address of topmost filled memory location of stack memory. 2. SP always points current top of stack. 3. If data is ... of memory and in 8085 the address of memory is 16 bit. Hence program counter is 16 bit register.

Description : ___ Connection and the _______ instruction will solve the problem of synchronization between processor and coprocessor. a) INT & NMI, WAIT b) RQ/GT0 & RQ/GT1, FWAIT c) BUSY & TEST, FWAIT d) S0 & QS0, WAIT

Last Answer : b) RQ/GT0 & RQ/GT1, FWAIT

Description : _______ Stores the instruction currently being executed: a. Instruction register b. Current register c. Both a and b d. None of these

Last Answer : a. Instruction register

Description : Identify the LIFO (Last In First Out) structure among the following: (1) Stack (2) Queue (3) De-queue (4) Array

Last Answer : Stack

Description : The interrupt vector table of 80386 has been allocated ______ space starting from _______ to _______. a) 1Kbyte, 00000H, 003FFH b) 2Kbyte, 10000H, 004FFH c) 3Kbyte, 01000H, 007FFH d) 4Kbyte, 01000H, 009FFH

Last Answer : c) 3Kbyte, 01000H, 007FFH

Description : Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Last Answer : a) 0013H, either TI or RI flag is set

Description : In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Last Answer : c) 21, 8

Description : The coprocessors operate in ______ with a processor on the same buses and with the same instruction _______. a) Parallel, byte stream. b) Series, byte stream. c) Series, bite stream d) Parallel, bite stream.

Last Answer : a) Parallel, byte stream.

Description : In ADC 0808 if _______ pin high enables output. a) EOC b) I/P0-I/P7 c) SOC d) OE

Last Answer : b) I/P0-I/P7

Description : In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Last Answer : c) 21,

Description : The intel 8086 microprocessor is a _______ processor A. 8 bit B. 16 bit C. 32 bit D. 4 bit

Last Answer : The intel 8086 microprocessor is a 16 bit processor 

Description : Microprocessor is a/an _______ circuit that functions as the CPU of the compute  A. electronic B. mechanic C. integrating D. processing

Last Answer : Microprocessor is a/an electronic  circuit that functions as the CPU of the compute 

Description : A microprocessor is a _______ chip integrating all the functions of a CPU of a computer.  A. multiple B. single C. double D. triple

Last Answer : A microprocessor is a single chip integrating all the functions of a CPU of a computer.

Description : List the four instructions which control the interrupt structure of the 8085 microprocessor.

Last Answer : • DI ( Disable Interrupts ) • EI ( Enable Interrupts ) • RIM ( Read Interrupt Masks ) • SIM ( Set Interrupt Masks )

Description : A structure that stores a number of bits taken "together as a unit" is a a. gate b. mux c. decoder d. register

Last Answer : d. register

Description : Using DeMorgan's Theorem we can convert any AND-OR structure into a. NAND-NAND b. OR-NAND c. NAND-NOR d. NOR-NAND

Last Answer : a. NAND-NAND

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Description : Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Description : Which is not the main architectural feature of Power PC: a. It is not based on RISC b. Superscalar implementation c. Both 32 & 64 Bit d. Paged Memory management architecture

Last Answer : a. It is not based on RISC

Description : Pentium Pro Processor contains: a. L1 Cache b. L2 Cache c. Both L1 & L2 d. None of these

Last Answer : c. Both L1 & L2

Description : SAM stands for: a. Simple architecture machine b. Solved architecture machine c. Both a & b d. None of these

Last Answer : a. Simple architecture machine

Description : The problem of bus confect and sparse address distribution are eliminated by the use of ______ address technique: a. Fully decoding b. Half decoding c. Both a & b d. None of these

Last Answer : a. Fully decoding

Description : Which is the important part of a combinational logic block: a. Index register b. Barrel shifter c. Both a & b d. None of these

Last Answer : b. Barrel shifter

Description : BCD stands for: a. Binary coded decimal b. Binary coded decoded c. Both a & b d. none of these

Last Answer : a. Binary coded decimal

Description : The original ASCII code used…bits of each byte, reserving that last bit for error checking a. 5 b. 6 c. 7 d. 8

Last Answer : c. 7

Description : LA stands for: a. Load accumulator b. Least accumulator c. Last accumulator d. None of these

Last Answer : a. Load accumulator

Description : Best-First search can be implemented using the following data structure. a) Queue b) Stack c) Priority Queue d) Circular Queue

Last Answer : c) Priority Queue

Description : Best-First search can be implemented using the following data structure A : Queue B : Stack C : Priority Queue D : Circular Queue

Last Answer : C : Priority Queue

Description : Best-First search can be implemented using the following data structure A : Queue B : Stack C : Priority Queue D : Circular Queue

Last Answer : A : Queue

Description : Best-First search can be implemented using the following data structure A : Queue B : Stack C : Priority Queue D : Circular Queue

Last Answer : C : Priority Queue