A 4 bit counter is used to count from 0,1,2...n. Value of “n” is

1 Answer

Answer :

A 4 bit counter is used to count from 0,1,2...n. Value of “n” is 15

Related questions

Description : How many flip-flops are required to build a binary counter circuit to count from 0 to 1023 ? (a) 1 (b) 6 (c) 10 (d) 23 

Last Answer : (c)10

Description : In a 5 bit weighted resistor D/A converters, the resistor value corresponding to LSB is 40 kΩ, and the resistor value corresponding to MSB will be (A) 0.4 kΩ (B) 3 kΩ (C) 2.8 kΩ (D) 2.5 kΩ

Last Answer : In a 5 bit weighted resistor D/A converters, the resistor value corresponding to LSB is 40 kΩ, and the resistor value corresponding to MSB will be 2.5 kΩ 

Description : No. of flip-flops used in decade counter (a) 3 (b) 2 (c) 4 (d) None of these

Last Answer : 4

Description : A switch tail ring counter is made by using a single D-FF. The resulting circuit is (A) T-FF (B) D-FF (C) SR-FF (D) JK-FF

Last Answer : A switch tail ring counter is made by using a single D-FF. The resulting circuit is T-FF

Description : Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 n sec. The maximum clock frequency is (a) 2.65 MHz (b) 6.25 MHz (c) 5.26 MHz (d) 6.52 MHz 

Last Answer : Each flip-flop in a 4-bit ripple counter introduces a maximum delay of 40 ns. The maximum clock frequency is 6.25MHz. nff  * Tdelay = 4*40 =160ns so, max. frequency = 1/ (200*10-9 ) = 6.25MHz          

Description : The number of comparators required in a 3-bit comparator type analog to digital converter is  A) 2 B) 3 C) 7 D) 8 

Last Answer : Number of comparators =2^n -1= 2^3 -1=7

Description : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is  (A) 4 (B) 6 (C) 8 (D) 10

Last Answer : The output Y of a 2-bit comparator is logic 1 whenever the 2-bit input A is greater than the 2-bit input B. The number of combinations for which the output is logic 1, is 6

Description : Parity bit check is used to

Last Answer : Parity bit check is used to Detect 1 bit error

Description : The number of comparators required in a 4 bit comparator type ADC is (A) 16 (B) 15 (C) 17 (D) 12

Last Answer : The number of comparators required in a 4 bit comparator type ADC is 15

Description : Assuming 8 bits for data, 1 bit for parity, I start bit and 2 stop bits, the number of characters that 1200 BPS communication line can transmit is

Last Answer : Assuming 8 bits for data, 1 bit for parity, I start bit and 2 stop bits, the number of characters that 1200 BPS communication line can transmit is 12CPS.

Description : Consider the representation of six-bit numbers by two’s complement, one’s complement, or by sign and magnitude: In which representation is there overflow from the addition of the integers 011000 and 011000?

Last Answer : Two’s complement, Sign and magnitude and one’s complement, Two’s complement and one’s complement

Last Answer : A six-bit alpha-numeric code is able to code 64 characters.

Last Answer : A four bit number is given as 0110. Its 2’s complement is 1010.

Description : What is the largest count that can be indicated by a four stage counter?

Last Answer : 11112, or 1510.

Description : Which bit of TMOD will exactly configure timer / counter as a timer or counter. i) TMOD.6 of C/T for timer 1 ii) TMOD.6 of C/T for timer 0 iii) TMOD.2 of C/T for timer 0 iv) TMOD.2 of C/T for timer 1 a) i, ii b) ii, iv c) i, iii d) iii, iv

Last Answer : a) i, ii

Description : What are the units used to count the speed of a printer? 1) CPM 2) DPI 3) PPM 4) BIT

Last Answer : 4) BIT

Description : When configuring the subnet mask for an IP address, which formats can be used? * dotted-decimal. * Hexadecimal * Bit-count * Octal * Binary

Last Answer : Correct answer: A, B &C

Last Answer : The number of Boolean functions that can be generated by n variables is equal to 22 n.

Description : In 8085 name the 16 bit registers? a) Stack pointer b) Program counter c) a & b

Last Answer : c) a & b

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

Last Answer : A 12 bit counter type A/D converter uses a 1 MHz clock. If the full scale output is +10V, its resolution output is 2.44mV.

Last Answer : A 12 bit counter type A/D converter uses a 1 MHz clock. Its maximum conversion time is 4096μs.

Last Answer : The value of the binary 1111 is 24 – 1

Description : Try deciphering this code - S T O E E I T A E S S S I N O Y (Hint - count and you will have the answer!) -Riddles

Last Answer : Did you count the number of letters? There are 16 of them. Divide them in groups of 4. Then, put each group below the other, and read column wise. Here's how you do it... S T O E E I T A E S S S I N O Y The answer to the code is See it is not so easy.

Description : In precision theodolite traverse if included angles are read twice and the mean reading accepted using both verniers having a least count of 30". Assuming the instrument to be in perfect adjustment, linear measurements correct to 6 mm per ... legs) (A) 50" n (B) 30" n (C) 60" n (D) None of these

Last Answer : (A) 50" n

Description : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

Last Answer : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

Description : Output of NAND gate is 0. for three inputs when:

Last Answer : Output of NAND gate is 0. for three inputs when: all the inputs are 1

Description :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate  (A) XOR gate (B) AND gate (C) NAND gate (D) NOR gate

Last Answer :  When A = 0., B = 0, C = 1 then in two input logic gate we get gate NAND gate

Description : Logic state 0 in positive logic corresponds to   1. zero voltage 2. positive voltage 3.higher voltage level 4. lower voltage level 

Last Answer : Logic state 0 in positive logic corresponds to lower voltage level 

Description : The value of NA/(NA + NB), for steady state equimolal counter diffusion of two gases 'A' and 'B' is (A) 1 (B) ∞ (C) 0.5

Last Answer : (B) ∞

Description : Which function calculates the largest value in a set of numbers in Excel? 1) Average 2) Count 3) Minimum 4) Maximum

Last Answer : 4) Maximum

Description : The least count of a Vernier scale is  (A) Sum of the smallest divisions of main and Vernier scales  (B) Value of one division of the primary scale divided by total number of divisions ... division of Vernier scale divided by total number of divisions of primary scale  (D) None of these 

Last Answer : (B) Value of one division of the primary scale divided by total number of divisions of Vernier  scale 

Description : List out features of any four addressing modes of 8051.

Last Answer : 1.Immediate addressing mode: In this Immediate Addressing Mode, the data is provided in the instruction itself. The data is provided immediately after the opcode. These are some examples of Immediate Addressing Mode. MOVA ... us see some examples of this mode. MOV 0E5H, @R0 MOV @R1, 80H

Description : List out any four assembler directives and state their functions.

Last Answer : ORG directive: It is used to specify starting address of the Program. A 16bit address follows ORG ORG 0020H will start program from 0020H memory location.  END directive: It indicates end of the ... that when the label appears in the program, itp constant value will be substituted for the label.

Description : State functions of preset, clear, clock and SR inputs related to SR flip flop.

Last Answer : Preset Input: is an asynchronous input to set the Q output to 1 Clear Input: is also asynchronous input to reset the Q output to 0 Clock Input: is used to input external logic clock pulse (HIGH-LO) to ... set the Q output. And R is the reset input which is used to reset Q output of the flipflop.

Description : State Demorgan's theorem's and prove both theorems using truth table.

Last Answer : De Morgan's 1st theorem states that when the OR sum of two variables is inverted, this is the same as inverting each variable individually and then ANDing these inverted variables. De Morgan's 2nd ... individually and then ORing them. In Boolean equation form it can be written as

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

Description : Find out number of data lines required to interface 16 LEDs arrange in the 4 x 4 matrix form.

Last Answer : 4+4=8, eight lines are required for 4x4 matrix of 16 LEDs

Description : If initial content of accumulator is 44 H, find out the new content of accumulator after execution of the instruction RR A

Last Answer : Contents of Acc will be 22H ( as RR A divides acc by 2)

Description : Identify direct addressing instructions from following instructions : (i) MOV RO, R5 (ii) MOV RO, 80 H (iii) MOV RO, #75H (iv) ADD A, 45 H

Last Answer : Instructions ii) and iv) are direct addressing as 80H and 45H are direct addresses

Description : Define the term 'Multiplexer'. State two examples of multiplexer.

Last Answer : A digital multiplexer or data selector is a logic circuit that accepts several (many) digital data inputs and selects one of them at any given time to pass on to the output. 1. Two input multiplexer 2. Four input multiplexer 3. Eight input multiplexer

Description : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

Last Answer : Which one of the following logic circuit has the highest speed as compared to the currently available logic circuits? A) Resistance-transistor logic B) Emitter-coupled logic C) Integrated-injection logic D) Diode-transistor logic 

Description : What is the 2's complement of 01101? A) 10010 B) 10011 C) 1100 D) 1001 

Last Answer : What is the 2's complement of 01101? A) 10010 B) 10011 C) 1100 D) 1001 

Description : The current mode logic (CML) is same as A) LSI B) CMOS C) TTL D) ECL

Last Answer : The current mode logic (CML) is same as ECL

Description : Which code is used in constructing k-maps?  A) Hamming code B) 2 out of 5 code C) BCD code D) Gray code 

Last Answer : Which code is used in constructing k-maps?  A) Hamming code B) 2 out of 5 code C) BCD code D) Gray code 

Description :  For a NAND gate, when one or more inputs are low then the output will be A) Low B) High C) Alternately high and low D) High or low depending on relative magnitude of inputs 

Last Answer :  For a NAND gate, when one or more inputs are low then the output will be High 

Description :  Decimal equivalent of Hexadecimal number (C3B1)16 is: A) 12197 B) 32097 C) 52097 D) 50097

Last Answer :  Decimal equivalent of Hexadecimal number (C3B1)16 is: 50097

Description : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: (1) De Morgan’s Law (2) Involution Law (3) Law of Absorption (4) Idempotent Law

Last Answer : A NOR gate is equivalent to a bubbled AND gate. This statement is an outcome of: De Morgan’s Law