The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

The MSI chip 7474 is
(A) Dual edge triggered JK flip-flop (TTL).
(B) Dual edge triggered D flip-flop (CMOS).
(C) Dual edge triggered D flip-flop (TTL).
(D) Dual edge triggered JK flip-flop (CMOS).
by

1 Answer

Answer :

Ans: C
 MSI chip 7474 dual edge triggered D Flip-Flop.
by

Related questions

What is edge-triggered flip-flop?

Description : What is edge-triggered flip-flop?

Last Answer : The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive ... negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Description : In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Last Answer : (D) Toggle 

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

What is the operation of JK flip-flop?

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

Which of following consume minimum power (A) TTL. (B) CMOS. (C) DTL. (D) RTL.

Description : Which of following consume minimum power (A) TTL. (B) CMOS. (C) DTL. (D) RTL.

Last Answer : Ans: B CMOS consumes minimum power as in CMOS one p-MOS & one n-MOS transistors are connected in complimentary mode, such that one device is ON & one is OFF.

Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Last Answer : (A) ECL

CMOS circuits consume power (A) Equal to TTL (B) Less than TTL (C) Twice of TTL (D) Thrice of TTL

Description : CMOS circuits consume power (A) Equal to TTL (B) Less than TTL (C) Twice of TTL (D) Thrice of TTL

Last Answer : Ans: B As in CMOS one device is ON & one is Always OFF so power consumption is low.

The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Description : The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Last Answer : Ans: A The digital logic family which has the lowest propagation delay time is ECL (Lowest propagation delay time is possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated).

Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Last Answer : Ans: B ECL is the fastest logic family of all logic families. (High speeds are possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Description : The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Last Answer : (D) CMOS The digital logic family which has minimum power dissipation is CMOS. (CMOS being an unipolar logic family, occupy a very small fraction of silicon Chip area)

Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Description : Register are assumed to use positive-edge-triggered _ a. Flip-flop b. Logics Cc. Circuit d. Operation

Last Answer : a. Flip-flop

What is edge-triggered flip-flop?

Description : What is edge-triggered flip-flop?

Last Answer : The problem of race around condition can solved by edge triggering flip flop. The term edge triggering means that the flip-flop changes state either at the positive edge or negative edge of the clock pulse and it is sensitive to its inputs only at this transition of the clock.

The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ.

Description : The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is A) 10 KHz B) 2.5 KHz C) 20 KHz D) 5 KHz

Last Answer : The frequency of the clock signal applied to the rising edge triggered D flip-flop shown in figure is 10 KHZ. The frequency of the signal at Q is 5 KHz

Which of the following describes the operation of a positive edge - triggered D -type flip-flop?

Description : Which of the following describes the operation of a positive edge - triggered D -type flip-flop? a) if both inputs are HIGH, the output will toggle b) the output will follow the input on the leading ... on the leading edge of the clock and is passed to the output on the trailing edge of the clock.

Last Answer : Which of the following describes the operation of a positive edge - triggered D -type flip-flop?   the output will follow the input on the leading edge of the clock

CMOS circuits are extensively used for ON-chip computers mainly because of their extremely (A) low power dissipation. (B) high noise immunity. (C) large packing density. (D) low cost.

Description : CMOS circuits are extensively used for ON-chip computers mainly because of their extremely (A) low power dissipation. (B) high noise immunity. (C) large packing density. (D) low cost.

Last Answer : Ans: C Because CMOS circuits have large packing density.

What is a master-slave flip-flop?

Description : What is a master-slave flip-flop?

Last Answer : A master-slave flip-flop consists of two flip-flops where one circuit serves as a master and the other as a slave.

What is the operation of T flip-flop?

Description : What is the operation of T flip-flop?

Last Answer : T flip-flop is also known as Toggle flip-flop. • When T=0 there is no change in the output. • When T=1 the output switch to the complement state (ie) the output toggles.

What is the operation of D flip-flop?

Description : What is the operation of D flip-flop?

Last Answer : In D flip-flop during the occurrence of clock pulse if D=1, the output Q is set and if D=0, the output is reset.

What are the different types of flip-flop?

Description : What are the different types of flip-flop?

Last Answer : There are various types of flip flops. Some of them are mentioned below they are, RS flip-flop SR flip-flop D flip-flop JK flip-flop T flip-flop

Define Flip flop.

Description : Define Flip flop.

Last Answer : The basic unit for storage is flip flop. A flip-flop maintains its output state either at 1 or 0 until directed by an input signal to change its state.

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Description : The output of SR flip flop when S=1, R=0 is (A) 1 (B) 0 (C) No change (D) High impedance

Last Answer : Ans: A As for the SR flip-flop S=set input R=reset input ,when S=1, R=0, Flip-flop will be set.

The device which changes from serial data to parallel data is (A) COUNTER (B) MULTIPLEXER (C) DEMULTIPLEXER (D) FLIP-FLOP

Description : The device which changes from serial data to parallel data is (A) COUNTER (B) MULTIPLEXER (C) DEMULTIPLEXER (D) FLIP-FLOP

Last Answer : Ans: C The device which changes from serial data to parallel data is demultiplexer. (A demultiplexer takes in data from one line and directs it to any of its N outputs depending on the status of the select inputs.)

Which Flip Flop is used to store data in registers? (A) D Flip Flop (B) JK Flip Flop (C) RS Flip Flop (D) None of the Above

Description : Which Flip Flop is used to store data in registers? (A) D Flip Flop (B) JK Flip Flop (C) RS Flip Flop (D) None of the Above

Last Answer : (A) D Flip Flop

What is the operation of JK flip-flop?

Description : What is the operation of JK flip-flop?

Last Answer : When K input is low and J input is high the Q output of flip-flop is set. When K input is high and J input is low the Q output of flip-flop is reset. When both the inputs K and ... are high it is possible to set or reset the flip-flop (ie) the output toggle on the next positive clock edge.

Which of the following flip-flops is free from race condition ? (A) T flip-flop (B) SR flip-flop (C) Master-slave JK flip-flop (D) None of the above

Description : Which of the following flip-flops is free from race condition ? (A) T flip-flop (B) SR flip-flop (C) Master-slave JK flip-flop (D) None of the above

Last Answer : (C) Master-slave JK flip-flop

What is race around condition in JK flip flop and how it can be eliminated?

Description : What is race around condition in JK flip flop and how it can be eliminated?

Last Answer : For the racing around to take place, it is necessary to have the enable input high along with J=K=1. As the enable input remains high for a long time in a JK latch, the problem of ... to zero. Hence the multiple toggling cannot take place. Thus the edge triggering avoids the race around condition.

The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’

Description : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying A) J = 0, K = 0 and using a clock B) J = 1, K = 0 and using the clock C) Asynchronous preset input D) J = 1, K = 1 and using the clock 

Last Answer : The output of a JK flip-flop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions by applying J = 1, K = 1 and using the clock 

Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not

Description : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is correct? (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

Last Answer : Read the following statements: i. Gate is a combinational logic. ii. JK Flip-flop in toggle mode is not combinational logic. iii. MSJK Flip-flop suffers from race-around. iv. Counters are sequential circuits. Which choice is ... (A) i, ii (B) i, ii, iv (C) ii, iii, iv (D) i, ii, iii

In a JK flip-flop, for what input next state is complement of the present state

Description : In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

Last Answer : In a JK flip-flop, for what input next state is complement of the present state (A)J=0,K=0 (B)J=1,K=0 (C)J=0,K=1 (D)J=1,K=1

The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Description : The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Last Answer : Ans: B MUX integrated circuit in TTL is 74153.

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Description : For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Last Answer : Ans: C J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the previous output, the next state will be 0.

The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) By applying J = 1, K = 0 and using the clock. (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Description : The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Last Answer : Ans: D CMOS logic low level is 0 volts approx.

The number of flip flops contained in IC 7490 is (A) 2. (B) 3. (C) 4. (D) 10.

Description : The number of flip flops contained in IC 7490 is (A) 2. (B) 3. (C) 4. (D) 10.

Last Answer : (A) 2.

How many flip-flops are required to construct mod 30 counter (A) 5 (B) 6 (C) 4 (D) 8

Description : How many flip-flops are required to construct mod 30 counter (A) 5 (B) 6 (C) 4 (D) 8

Last Answer : (A) 5

How many flip flops are required to construct a decade counter (A) 10 (B) 3 (C) 4 (D) 2

Description : How many flip flops are required to construct a decade counter (A) 10 (B) 3 (C) 4 (D) 2

Last Answer : Ans: C Decade counter counts 10 states from 0 to 9 ( i.e. from 0000 to 1001 ) Thus four FlipFlop's are required.

A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

A ring counter consisting of five Flip-Flops will have (A) 5 states (B) 10 states (C) 32 states (D) Infinite states.

Description : A ring counter consisting of five Flip-Flops will have (A) 5 states (B) 10 states (C) 32 states (D) Infinite states.

Last Answer : Ans: A A ring counter consisting of Five Flip-Flops will have 5 states.

How many Flip-Flops are required for mod–16 counter? (A) 5 (B) 6 (C) 3 (D) 4

Description : How many Flip-Flops are required for mod–16 counter? (A) 5 (B) 6 (C) 3 (D) 4

Last Answer : (D) 4

The conversation speed of an analog to digital converter is maximum with the following technique. (A) Dual slope AD converter. (B) Serial comparator AD converter. (C) Successive approximation AD converter. (D) Parallel comparator AD converter.

Description : The conversation speed of an analog to digital converter is maximum with the following technique. (A) Dual slope AD converter. (B) Serial comparator AD converter. (C) Successive approximation AD converter. (D) Parallel comparator AD converter.

Last Answer : (D) Parallel comparator AD converter.

The A/D converter whose conversion time is independent of the number of bits is (A) Dual slope (B) Counter type (C) Parallel conversion (D) Successive approximation.

Description : The A/D converter whose conversion time is independent of the number of bits is (A) Dual slope (B) Counter type (C) Parallel conversion (D) Successive approximation.

Last Answer : Ans: C The A/D converter whose conversion time is independent of the Number of bits is Parallel conversion. (This type uses an array of comparators connected in parallel and comparators compare the input voltage at a particular ratio of the reference voltage).

The speed of conversion is maximum in (A) Successive-approximation A/D converter. (B) Parallel-comparative A/D converter. (C) Counter ramp A/D converter. (D) Dual-slope A/D converter.

Description : The speed of conversion is maximum in (A) Successive-approximation A/D converter. (B) Parallel-comparative A/D converter. (C) Counter ramp A/D converter. (D) Dual-slope A/D converter.

Last Answer : Ans: B The speed of conversion is maximum in Parallel-comparator A/D converter (Speed of conversion is maximum because the comparisons of the input voltage are carried out simultaneously.)

Following IC chip integrates 100 thousands electronic components per chip A) SSI B) MSI C) LSI D) VLSI

Description : Following IC chip integrates 100 thousands electronic components per chip A) SSI B) MSI C) LSI D) VLSI

Last Answer : Answer : C

In medium-scale integration (MSI), a chip contains

Last Answer : In medium-scale integration (MSI), a chip contains Less than 100 gates.

Does anyone have experience cleaning the CMOS-chip of his camera?

Description : Does anyone have experience cleaning the CMOS-chip of his camera?

Last Answer : Vacuum cleaner ONLY.

I had a great uncle who said a 'flip-flop' was an old slang word for a radio. Has anyone else ever heard this?

Description : I had a great uncle who said a 'flip-flop' was an old slang word for a radio. Has anyone else ever heard this?

Last Answer : I never heard of that. I’m 67.

When I look at her, my heart does a flip-flop. Why?

Description : When I look at her, my heart does a flip-flop. Why?

Last Answer : JP Must be a case of puppy love. You made me stop and look at the picture of my two goldens that I keep on my desk. I lost them a few years ago. Enjoy every minute of your time with her.