The point where control returns after a subprogram is completed is known as the : a. Return address
b. Main Address
c. Program Address
d. Current Address

1 Answer

Answer :

a. Return address

Related questions

Description : The subprogram finish the return instruction recovers the return address from the: a. Queue b. Stack c. Program counter d. Pointer

Last Answer : b. Stack

Description : When the RET instruction at the end of subroutine is executed, a. the information where the stack is iniatialized is transferred to the stack pointer b. the memory address of the RET instruction is ... two data bytes stored in the top two locations of the stack are transferred to the stack pointer

Last Answer : c. two data bytes stored in the top two locations of the stack are transferred to the program counter

Description : When a subroutine is called, the address of the instruction following the CALL instructions stored in/on the a. stack pointer b. accumulator c. program counter d. stack

Last Answer : d. stack

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory Address Register b. Memory Data Register c. Instruction Register d. Program Register

Last Answer : d. Program Register

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : d. Program counter

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address register b. Memory data register c. Instruction registers d. Program counter

Last Answer : c. Instruction registers

Description : Before a disk drive can access any sector record, a computer program has to provide the record’s disk address. What information does this address specify? a. Track number b. Sector number c. Surface number d. All of above

Last Answer : d. All of above

Description : Which of the following registers is used to keep track of address of the memory location where the next instruction is located? a. Memory address register b. Memory data register c. Instruction register d. Program counter

Last Answer : d. Program counter

Description : Which of the following registers is loaded with the contents of the memory location pointed by the PC? a. Memory address registers b. Memory data registers c. Instruction register d. Program counter

Last Answer : c. Instruction register

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

Description : System Bus Contains: a. Address Bus b. Data Bus c. Control Bus d. All of these

Last Answer : d. All of these

Description : The ________ ensures that only one IC is active at a time to avoid a bus conflict caused by two ICs writing different data to the same bus.A.control busB.control instructionsC. address decoder D.CPU

Last Answer : C. address decoder

Description : The lower red curvy arrow show that CPU places the address extracted from the memory location on the_____: a. Address bus b. System bus c. Control bus d. Data bus

Last Answer : a. Address bus

Description : Which are the READ operation can in simple steps: a. Address b. Data c. Control d. All of these

Last Answer : d. All of these

Description : Which bus plays a crucial role in I/O: a. System bus b. Control bus c. Address bus d. Both A and B

Last Answer : b. Control bus

Description : Which bus transfer singles from the CPU to external device and others that carry singles from external device to the CPU: a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : a. Control bus

Description : CPU can read & write data by using : a. Control bus b. Data bus c. Address bus d. None of these

Last Answer : b. Data bus

Description : Which bus carry addresses: a. System bus b. Address bus c. Control bus d. Data bus

Last Answer : b. Address bus

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

Description : Registers, which are partially visible to users and used to hold conditional, are known as a. PC b. Memory address registers c. General purpose register d. Flags

Last Answer : c. General purpose register

Description : A physical connection between the microprocessor memory and other parts of the m9crocomputer is known as a. Path b. Address bus c. Route d. All of the above

Last Answer : b. Address bus

Description : A type of core store that has a lower access time than the devices used for working store in the same processor is known as a. Core memory b. Buffer c. Fast core d. Address register

Last Answer : d. Address register

Description : Why 8087 is referred to as Coprocessor? i) Because 8087 is used in parallel with main processor in a system, rather than serving as a main processor itself. ii) Because 8087 is used in serial with main processor in a ... math computations. a) i & iii b) ii & iii c) iii only. d) i only.

Last Answer : c) iii only.

Description : What is the control unit's function in the CPU? a. To transfer data to primary storage b. to store program instruction c. to perform logic operations d. to decode program instruction

Last Answer : b. to store program instruction

Description : Which of the following terms is the most closely related to main memory? a. Non volatile b. Permanent c. Control unit d. Temporary

Last Answer : d. Temporary

Description : Which of the following are the two main components of the CPU? a. Control unit and registers b. Registers and main memory c. Control Unit and ALU d. ALU and bus

Last Answer : c. Control Unit and ALU

Description : A microprocessor retries instructions from : a. Control memory b. Cache memory c. Main memory d. Virtual memory

Last Answer : c. Main memory

Description : Audit programs are modified to suit the circumstances on particular engagements. A complete audit program for an engagement generally should be developed a. Prior to beginning the actual audit work. ... the client's accounting records and procedures. d. When the audit engagement letter is prepared

Last Answer : After the auditor has completed an evaluation of the existing internal accounting contro

Description : Which is not the main feature of DEC Alpha: a. 64 Bit RISC processor b. Designed to replace 32 VAX(CISC) c. Seven stage split integer/floating point pipeline d. Variable Instruction length

Last Answer : d. Variable Instruction length

Description : How many address lines in a 4096 x 8 EPROM CHIP?

Last Answer : 12 address lines.

Description : Pentium Pro can address _____ of memory: a. 4 GB b. 128 GB c. 256 GB d. 512 GB

Last Answer : a. 4 GB

Description : Microprocessor 8085 can address location upto a. 32K b. 128K c. 64K d. 1M

Last Answer : c. 64K

Description : How many address lines are needed to address each memory locations in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : A stack pointer is a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory. b. a register that decodes and executes 16-bit arithmetic expression. c. The first memory location where a subroutine address is stored. d. a register in which flag bits are stored

Last Answer : a. a 16-bit register in the microprocessor that indicate the beginning of the stack memory.

Description : If the number of address bits in a memory is reduced by 2 and the addressability is doubled, the size of the memory (i.e., the number of bits stored in the memory) a. doubles b. remains unchanged c. halves d. increases by 2^(address bits)/addressability

Last Answer : c. halves

Description : For a memory with a 16-bit address space, the addressability is a. 16 bits b. 8 bits c. 2^16 bits d. Cannot be determined

Last Answer : d. Cannot be determined

Description : A 32-bit address bus allows access to a memory of capacity(a) 64 Mb (b) 16 Mb (c) 1Gb (d) 4 Gb 2.Which processor structure is pipelined? a) all x80 processors b) all x85 processors c) all x86 processors

Last Answer : c) all x86 processors

Description : How many address lines are needed to address each memory location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : A name or number used to identify a storage location is called a. A byte b. A record c. An address d. All of above

Last Answer : c. An address

Description : A memory that is capable of determining whether a given datum is contained in one of its address is a. ROM b. PROM c. CAM d. RAM

Last Answer : c. CAM

Description : A storage area used to store data to a compensate for the difference in speed at which the different units can handle data is a. Memory b. Buffer c. Accumulator d. Address

Last Answer : b. Buffer

Description : Which of the following will happen when data is entered into a memory location? a. It will add to the content of the location b. It will change the address of the memory location c. It will erase the previous content d. It will not be fruitful if there is already some data at the location

Last Answer : c. It will erase the previous content

Description : Instructions and memory address are represented by a. Character code b. Binary codes c. Binary word d. Parity bit

Last Answer : b. Binary codes

Description : how many address lines are needed to address each machine location in a 2048 x 4 memory chip? a. 10 b. 11 c. 8 d. 12

Last Answer : b. 11

Description : A name or number used to identify a storage location devices? a. A byte b. A record c. An address d. All of above

Last Answer : c. An address

Description : Which register is connected to the memory by way of the address bus: a. MAR b. MDR c. SAM d. None of these

Last Answer : a. MAR

Description : VAM stands for: a. Valid memory address b. Virtual memory address c. Variable memory address d. None of these

Last Answer : a. Valid memory address

Description : MAR stands for: a. Memory address register b. Memory address recode c. Micro address register d. None of these

Last Answer : a. Memory address register