What will be the output of Q if J is HIGH, PS and CLR are HIGH, and the clock is going negative?

What will be the output of Q if J is HIGH, PS and CLR are  HIGH, and the clock is going negative?
by

1 Answer

Answer :

Set, or HIGH (1).
by

Related questions

How is the J-K FF affected if PS and CLR are both LOW?

Description : How is the J-K FF affected if PS and CLR are both LOW?

Last Answer : The flip-flop is jammed.

A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is :

Description :  A J -K flip-flop with J= 1 and K= 1 has a 20 kHz clock input. The Q output is : (A) Constant and low (B) Constant and high (C) A square wave with 20 kHz frequency (D) A square wave with 10 kHz frequency

Last Answer : a

For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Description : For JK flipflop J = 0, K=1, the output after clock pulse will be (A) 1. (B) no change. (C) 0. (D) high impedance.

Last Answer : Ans: C J=0, K=1, these inputs will reset the flip-flop after the clock pulse. So whatever be the previous output, the next state will be 0.

For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Description : For JK flip flop with J=1, K=0, the output after clock pulse will be (A) 0. (B) 1. (C) high impedance. (D) no change.

Last Answer : (B) 1.

In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Description : In a positive-edge-triggered JK flip-flop, if J and K both are high then the output will be ............. on the rising edge of the clock. (A) No change (B) Set (C) Reset (D) Toggle

Last Answer : (D) Toggle 

In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be

Description : In a positive edge triggered JK flip-flop, J = 1, K = 0 and clock pulse is rising, Q will be (a) 0 (b) 1 (c) showing no change (d) toggle 

Last Answer : In a positive edge triggered JK flip-flop, J =1, K= 0 and clock pulse is rising, a Q will be 1

The output of a JK flipflop with asynchronous preset and clear inputs is ‘1’. The output can be changed to ‘0’ with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) By applying J = 1, K = 0 and using the clock. (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Description : The output of a JK flipflop with asynchronous preset and clear inputs is 1'. The output can be changed to 0' with one of the following conditions. (A) By applying J = 0, K = 0 and using a clock. (B) ... (C) By applying J = 1, K = 1 and using the clock. (D) By applying a synchronous preset input.

Last Answer : Ans: C Preset state of JK Flip-Flop =1 With J=1 K=1 and the clock next state will be complement of the present state.

How many clock pulses are required to output a 4-bit number in serial form?

Description : How many clock pulses are required to output a 4-bit number in serial form?

Last Answer : Four.

In the figure, PSDA is a parallelogram. Points Q and R are taken on PS such that PQ = QR= RS and PA || QB || RC. -Maths 9th

Description : In the figure, PSDA is a parallelogram. Points Q and R are taken on PS such that PQ = QR= RS and PA || QB || RC. -Maths 9th

Last Answer : Given In a parallelogram PSDA, points 0 and R are on PS such that PQ = QR = RS and PA || QB || RC. To prove ar (PQE) = ar (CFD) Proof In parallelogram PABQ, and PA||QB [given] So, ... = ΔDCF [by ASA congruence rule] ∴ ar (ΔPQE) = ar (ΔCFD) [since,congruent figures have equal area] Hence proved.

In the figure, PSDA is a parallelogram. Points Q and R are taken on PS such that PQ = QR= RS and PA || QB || RC. -Maths 9th

Description : In the figure, PSDA is a parallelogram. Points Q and R are taken on PS such that PQ = QR= RS and PA || QB || RC. -Maths 9th

Last Answer : Given In a parallelogram PSDA, points 0 and R are on PS such that PQ = QR = RS and PA || QB || RC. To prove ar (PQE) = ar (CFD) Proof In parallelogram PABQ, and PA||QB [given] So, ... = ΔDCF [by ASA congruence rule] ∴ ar (ΔPQE) = ar (ΔCFD) [since,congruent figures have equal area] Hence proved.

Let PS be the median of the triangle with vertices P(2, 2), Q(6, –1) and R(7, 3). -Maths 9th

Description : Let PS be the median of the triangle with vertices P(2, 2), Q(6, –1) and R(7, 3). -Maths 9th

Last Answer : (b) a = √2b Let D be the mid-point of BC. Then D ≡ \(\bigg(rac{a+0}{2},rac{0}{2}\bigg)\)i.e. \(\bigg(rac{a}{2},0\bigg)\)Let E be the mid-point of AC, thenE = \(\bigg(rac{a+0}{2},rac{0+b}{2}\bigg)\) = \(\bigg ... \(rac{b}{a}.\)∴ From (i), \(rac{-2b}{a}\) x \(rac{b}{a}\) = -1⇒ 2b2 = a2 ⇒ a = √2 .

P and Q invest in a business in the ratio 3 : 2. If 5% of the total profit goes to charity and P’s share is Rs. 855, the total profit is: A.Rs. 1435 B.Rs. 1500 C.Rs. 1538 D.Rs. 1580

Description : P and Q invest in a business in the ratio 3 : 2. If 5% of the total profit goes to charity and P’s share is Rs. 855, the total profit is: A.Rs. 1435 B.Rs. 1500 C.Rs. 1538 D.Rs. 1580

Last Answer : Answer- B (Rs.1500) Explanation: Let the total profit be Rs. 100. After paying to charity, A’s share = Rs. 95 x 3/5 = Rs. 57. If A’s share is Rs. 57, total profit = Rs. 100. If A’s share Rs. 855, total profit =(100/57) x 855 = 1500.

Divide Rs 1728 among P, Q, R in such way that 8 times P's share is 12times Q's share and is 6 times R's share. How much does each get? A) Rs. 576,384,768 B) Rs. 588,392,484 C) Rs. 592, 384, 652 D) None of the above

Description : Divide Rs 1728 among P, Q, R in such way that 8 times P's share is 12times Q's share and is 6 times R's share. How much does each get? A) Rs. 576,384,768 B) Rs. 588,392,484 C) Rs. 592, 384, 652 D) None of the above

Last Answer : Answer: A)  Given, 8P=12Q=6R  4P=6Q=3R=>4P=6Q=>6/4Q=>P=3/2Q  6Q=3R R=6Q/3=2Q  Then, P+Q+R=1728  3/2Q+Q+2Q=1728  3Q+2Q+4Q=3456  9Q=3456  Q=384  P=3/2Q =3/2*384=576,R=2Q=768  A:B:C=576:384:768

P, Q & R are three partners start a business. Thrice P’s capital is equal to four times Q’s capital and Q’s capital is 6 times R’s capital. Out of a total profit Rs.35860 at the end of the year, Q’s share is A) Rs.12334 B) Rs.14344 C) Rs. 21500 D) Rs.17600

Description : P, Q & R are three partners start a business. Thrice P’s capital is equal to four times Q’s capital and Q’s capital is 6 times R’s capital. Out of a total profit Rs.35860 at the end of the year, Q’s share is A) Rs.12334 B) Rs.14344 C) Rs. 21500 D) Rs.17600

Last Answer : Answer: B) Let R = c Q = 6c P = 24c/3 = 8c P : Q : R= 8c:6c:c = 8: 6: 1 So Q’s capital = Rs. 35860 * 6/15 = Rs.14344

Four persons rented a grassland. P grazed 48 goats for 3 months, Q grazed 20 goats for 5 months, R grazed 70 goats for 4 months and S grazed 42 goats for 3 months. If p’s share of rent is Rs.1420. Find the total rent of the field? A) 6410 B) 6200 C) 6400 D) 6300

Description : Four persons rented a grassland. P grazed 48 goats for 3 months, Q grazed 20 goats for 5 months, R grazed 70 goats for 4 months and S grazed 42 goats for 3 months. If p’s share of rent is Rs.1420. Find the total rent of the field? A) 6410 B) 6200 C) 6400 D) 6300

Last Answer : Answer: A) Ratio of shares P,Q, R, S = 48*3 : 20 *5 : 70*4 :42*3 = 144 : 100: 280 : 126 = 72:50:140:63 Let total rent be Rs x Then P’s share = Rs. 72x/325 72x /325 = 1420 X = Rs.6410

P and Q entered into a partnership with captials in the ratio 4:5. After 3 months, P withdrew 1/3 of his capital and Q withdrew 1/5 of his capital . The gain at the end of 9 Months was Rs. 775. P's shares of profit is A) 358 B) 362 C) 337 D) 345

Description : P and Q entered into a partnership with captials in the ratio 4:5. After 3 months, P withdrew 1/3 of his capital and Q withdrew 1/5 of his capital . The gain at the end of 9 Months was Rs. 775. P's shares of profit is A) 358 B) 362 C) 337 D) 345

Last Answer : Answer: C)  Investment initial of P=4x  Investment initial of Q=5x  After 3 months of P=4x*(1/3)=4x/3  After 3 months of Q= 5x*(1/5)= x  Ratio of capitals = (4x*3+3x*6: 5x*3+4x*6)=30x:39x=10:13  Total profit =775  P’s share =10/23*775=337(approx.)

select the correct response from the choices given in the parentheses. Q-20. In a closed-loop configuration the output signal is determined by (the input signal, the feedback signal, both).

Description : select the correct response from the choices given in the parentheses. Q-20. In a closed-loop configuration the output signal is determined by (the input signal, the feedback signal, both).

Last Answer : Both the input signal and the feedback signal.

If a voltage (positive or negative) is measured on the "1" output of a flip-flop, what state is it in?

Description : If a voltage (positive or negative) is measured on the "1" output of a flip-flop, what state is it in?

Last Answer : SET state.

A negative damper with negative bias clamps the most positive extremity of the output wave shape to what polarity (positive or negative)?

Description : A negative damper with negative bias clamps the most positive extremity of the output wave shape to what polarity (positive or negative)?

Last Answer : Negative potential.

A negative damper damps which extremity of the output waveshape to 0 volts?

Description : A negative damper damps which extremity of the output waveshape to 0 volts?

Last Answer : Most positive.

What type damper (with bias) clamps the most negative extremity of the output waveform to a negative potential?

Description : What type damper (with bias) clamps the most negative extremity of the output waveform to a negative potential?

Last Answer : Positive clamper with negative bias.

To which polarity does a positive damper with positive bins clamp the most negative extremity of the output waveform (positive or negative)?

Description : To which polarity does a positive damper with positive bins clamp the most negative extremity of the output waveform (positive or negative)?

Last Answer : Positive potential.

Which portion of a sine-wave input is retained in the output of a series-negative limiter?

Description : Which portion of a sine-wave input is retained in the output of a series-negative limiter?

Last Answer : Positive.

What would be the output of a negative clamper with a bias potential of −5 volts and an input voltage swing from +50 to −50 volts?

Description : What would be the output of a negative clamper with a bias potential of −5 volts and an input voltage swing from +50 to −50 volts?

Last Answer : -5 volts.

Assume that K goes HIGH and J goes LOW; when will the FF reset?

Description : Assume that K goes HIGH and J goes LOW; when will the FF reset?

Last Answer : When the clock pulse goes LOW.

A, what logic element enables FF3 to toggle with the clock?

Description : A, what logic element enables FF3 to toggle with the clock?

Last Answer : The AND gate

. What type of counter has clock pulses applied to all FFs?

Description : . What type of counter has clock pulses applied to all FFs?

Last Answer : Synchronous.

What type of clock is used when more than one operation is to be completed during one clock cycle?

Description : What type of clock is used when more than one operation is to be completed during one clock cycle?

Last Answer : . A multiphase clock.

What is needed to use a monostable or one-shot multivibrator for a clock circuit?

Description : What is needed to use a monostable or one-shot multivibrator for a clock circuit?

Last Answer : Triggers.

What is the simplest type of clock circuit?

Description : What is the simplest type of clock circuit?

Last Answer : An astable or free-running multivibrator.

What is a clock with regard to digital equipment?

Description : What is a clock with regard to digital equipment?

Last Answer : A timing signal.

What logic levels must exist for the FF to be toggled by the clock?

Description : What logic levels must exist for the FF to be toggled by the clock?

Last Answer : Both J and K must be HIGH.

J-K FFs used in counters are wired to perform what function?

Description : J-K FFs used in counters are wired to perform what function?

Last Answer : Toggle.

What two inputs to a J-K FF will override the other inputs?

Description : What two inputs to a J-K FF will override the other inputs?

Last Answer : Clear (CLR) and preset (PS or PR).

A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Description : A two-input X-OR gate will produce a HIGH output when the inputs are at what logic levels?

Last Answer : . One or the other of the inputs must be HIGH, but not both at the same time.

What will be the output of an X-OR gate when both inputs are HIGH?

Description : What will be the output of an X-OR gate when both inputs are HIGH?

Last Answer : Low (0)

When a transmitter uses a high-power oscillator to produce the output pulse, what switches the oscillator on and off?

Description : When a transmitter uses a high-power oscillator to produce the output pulse, what switches the oscillator on and off?

Last Answer : High-voltage pulse from the modulator.

What will be the output of a NOR gate when both inputs are HIGH?

Description : What will be the output of a NOR gate when both inputs are HIGH?

Last Answer : Low.

A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Description : A NAND gate has inputs labeled as A, B, and C. If A and B are HIGH, C must be at what logic level to produce a HIGH output?

Last Answer : . Low.

A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW? A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Description : A NAND gate has Z and X as inputs. What will be the output logic level if Z is HIGH and X is LOW?

Last Answer : HIGH.

In a properly functioning circuit, can both the input and output of an inverter be HIGH at the same time?

Description : In a properly functioning circuit, can both the input and output of an inverter be HIGH at the same time?

Last Answer : No.

How many of those combinations will produce a HIGH output?

Description : How many of those combinations will produce a HIGH output?

Last Answer : Seven.

If a frequency of 2.5 kHz were measured at the output of 'FF-C' in the circuit shown in the illustration, what would be the clock frequency? EL-0087 A. 0.8 kHz B. 2.5 kHz C. 7.5 kHz D. 20 kHz

Description : If a frequency of 2.5 kHz were measured at the output of 'FF-C' in the circuit shown in the illustration, what would be the clock frequency? EL-0087 A. 0.8 kHz B. 2.5 kHz C. 7.5 kHz D. 20 kHz

Last Answer : Answer: D

If a frequency of 16.8 kHz were measured at the output of 'FF-C' of the circuit shown in the illustration, the clock frequency would be _____________. EL-0087 A. 8.4 kHz B. 50.4 kHz C. 134.4 kHz D. 1680.0 kHz

Description : If a frequency of 16.8 kHz were measured at the output of 'FF-C' of the circuit shown in the illustration, the clock frequency would be _____________. EL-0087 A. 8.4 kHz B. 50.4 kHz C. 134.4 kHz D. 1680.0 kHz

Last Answer : Answer: C

If the clock frequency to the circuit shown in the illustration were 100 kHz, what would be indicated at the output of 'FF-C'? EL-0087 A. 10.1 kHz B. 12.5 kHz C. 805 kHz D. 1010 kHz

Description : If the clock frequency to the circuit shown in the illustration were 100 kHz, what would be indicated at the output of 'FF-C'? EL-0087 A. 10.1 kHz B. 12.5 kHz C. 805 kHz D. 1010 kHz

Last Answer : Answer: B

If the clock frequency to the circuit shown in the illustration were 2 kHz, what would be indicated at the output of 'FF-C'? EL-0087 A. 250 Hz B. 666 Hz C. 6 kHz D. 16 kHz

Description : If the clock frequency to the circuit shown in the illustration were 2 kHz, what would be indicated at the output of 'FF-C'? EL-0087 A. 250 Hz B. 666 Hz C. 6 kHz D. 16 kHz

Last Answer : Answer: A

The most efficacious drug for inhibiting round the clock gastric acid output is: A. Omeprazole B. Cimetidine C. Pirenzepine D. Misoprostol

Description : The most efficacious drug for inhibiting round the clock gastric acid output is: A. Omeprazole B. Cimetidine C. Pirenzepine D. Misoprostol

Last Answer : A. Omeprazole

A 12 bit counter type A/D converter uses a 1 MHz clock. If the full scale output is +10V, its resolution output is

Last Answer : A 12 bit counter type A/D converter uses a 1 MHz clock. If the full scale output is +10V, its resolution output is 2.44mV.

P = i + 2k and Q = 2i + j -2k are two vectors, find the unit vector parallel to P x Q.

Description : P = i + 2k and Q = 2i + j -2k are two vectors, find the unit vector parallel to P x Q.

Last Answer : P = i + 2k and Q = 2i + j -2k are two vectors, find the unit vector parallel to P x ... find the vector perpendicular to P and Q of magnitude 6 units.

Given P = 4i – j + 8k and Q = 2i – mj + 4k find m if  P and Q have the same direction.

Description : Given P = 4i – j + 8k and Q = 2i – mj + 4k find m if  P and Q have the same direction.

Last Answer : Given P = 4i – j + 8k and Q = 2i – mj + 4k find m if P and Q have the same direction.