In 8051 which interrupt has highest priority?
a)IE1 b)TF0 c)IE0 d)TF1

1 Answer

Answer :

c)IE0

Related questions

Description : In 8051 which interrupt has highest priority? a)IE1 b)TF0 c)IE0 d)TF1

Last Answer : a)IE1

Description : Which interrupt has the highest priority? a) INTR b) TRAP c) RST6.5

Last Answer : c) RST6.5

Description : In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____. a) 000BH, a high to low transition on pin INT1 b) 001BH, a low to high transition on pin INT1 c) 0013H, a high to low transition on pin INT1 d) 0023H, a low to high transition on pin INT1

Last Answer : a) 000BH, a high to low transition on pin INT1

Description : n 8086 microprocessor the following has the highest priority among all type interrupts. a) NMI b) DIV 0 c) TYPE 255 d) OVER FLOW

Last Answer : a) NMI

Description : Which Interrupt Has The Highest Priority?

Last Answer : Answer :TRAP has the highest priority.

Description : In 8051,After reset the SP register is initialized to address________. a. 8H b) 9H c) 7H

Last Answer : c) 7H

Description : SP of 8051 is of ___ wide and it is loaded with the default value of ___ after reset. a) 2 byte, 08H b) 8 bit, 07H c) 1 byte, 09H d) 8 bit, 06H

Last Answer : d) 8 bit, 06H

Description : The 8051 microcontroller is of ___pin package as a ______ processor. a) 30, 1byte b) 20, 1 byte c) 40, 8 bit

Last Answer : c) 40, 8 bit

Description : The 8051 microcontroller is of ___pin package as a ______ processor. a) 30, 1byte b) 20, 1 byte c) 40, 8 bit d) 40, 8 byte

Last Answer : c) 40, 8 bit

Description : Explain processes of interrupt enabling and disabling in 8051.

Last Answer : Interrupts are the events that temporarily suspend the main program, pass the control to the external sources and execute their task. It then passes the control to the main program where it had left off. ... interrupts. Its bit sequence and their meanings are shown in the following figure.

Description : What is meant by interrupt?

Last Answer : Interrupt is an external signal that causes a microprocessor to jump to a specific subroutine.

Description : List the four instructions which control the interrupt structure of the 8085 microprocessor.

Last Answer : • DI ( Disable Interrupts ) • EI ( Enable Interrupts ) • RIM ( Read Interrupt Masks ) • SIM ( Set Interrupt Masks )

Description : Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

Description : The external device is connected to a pin called the ______ pin on the processor chip. a. Interrupt b. Transfer c. Both d. None of these

Last Answer : a. Interrupt

Description : Which are the flags of status register: a. Over flow flag b. Carry flag c. Half carry flag d. Zero flag e. Interrupt flag f. Negative flag g. All of these

Last Answer : g. All of these

Description : The interrupt vector table of 80386 has been allocated ______ space starting from _______ to _______. a) 1Kbyte, 00000H, 003FFH b) 2Kbyte, 10000H, 004FFH c) 3Kbyte, 01000H, 007FFH d) 4Kbyte, 01000H, 009FFH

Last Answer : c) 3Kbyte, 01000H, 007FFH

Description : Serial port vector address is of _______. And causes an interrupt when ________. a) 0013H, either TI or RI flag is set b) 0023H, either TI or RI flag is reset c) 0013H, either TI or RI flag is reset d) 0023H, either TI or RI flag is set

Last Answer : a) 0013H, either TI or RI flag is set

Description : In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Last Answer : c) 21, 8

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : a) IE

Description : If ______ and ________ connections are made so that an error condition in 8087 can interrupt to the processor. a) BHE, RQ/GT1 b) BUSY, TEST c) INT, NMI d) RQ/GT0, RQ/GT1

Last Answer : c) INT, NMI

Description : 8086 is interfaced to two 8259s (Programmable interrupt controllers). If 8259s are in master slave configuration the number of interrupts available to the 8086 microprocessor is a) 8 b) 16 c) 15 d) 64

Last Answer : a) 8

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

Description : In 8096 we have _____interrupt sources and _______ interrupt vectors. a) 18, 8 b) 21, 6 c) 21, 8 d) 16, 8

Last Answer : c) 21,

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

Description : What is meant by Maskable interrupts? a) An interrupt which can never be turned off. b) An interrupt that can be turned off by the programmer. c) none

Last Answer : b) An interrupt that can be turned off by the programmer.

Description : RIM is used to check whether, ______ a) The write operation is done or not b) The interrupt is Masked or not c) a & b

Last Answer : b) The interrupt is Masked or not

Description : What is SIM? a) Select Interrupt Mask b) Sorting Interrupt Mask c) Set Interrupt Mask.

Last Answer : c) Set Interrupt Mask.

Description : Which interrupt is not level sensitive in 8085? a) RST6.5 is a raising edge-trigging interrupt. b) RST7.5 is a raising edge-trigging interrupt. c) a & b.

Last Answer : b) RST7.5 is a raising edge-trigging interrupt.

Description : Explain priority interrupts of 8085.

Last Answer : The 8085 microprocessor has five interrupt inputs. They are TRAP, RST 7.5, RST 6.5, RST 5.5, and INTR. These interrupts have a fixed priority of interrupt service. If two or more interrupts go ... 8085 is shown in the table. Interrupts Priority TRAP RST 7.5 RST 6.5 RST 5.5 INTR

Description : Which of the following 8085 microprocessor hardware interrupt has the lowest priority? (A) RST 6.5 (B) RST 7.5 (C) TRAP (D) INTR 

Last Answer : Answer: D

Description : Where can I watch the current Olympics online internationally (as in, not in the US)? Highest priority: watching figure skating events in full after they happen.

Last Answer : I am not sure if its legal, as I have never used it, but channelsurfing.net seems like the big thing right now.

Description : A project manager has been transferred to a major software development project that is in the implementation phase. The highest priority for this projectmanager should be to A. Establish a relationship with ... the manager' s management style D. Ensure that the project proceeds at its current pace

Last Answer : B. Learn the project objectives and the existing project plan

Description : The three outputs x1x2x3 from the 8x3 priority encoder are used to provide a vector address of the form 101x1x2x300. What is the second highest priority vector address in hexadecimal if the vector addresses are starting from the one with the highest priority? (A) BC (B) A4 (C) BD (D) AC

Last Answer : Answer: B

Description : Draw the format of PSW register of 8051 microcontroller and explain the function of each bit.

Last Answer : 1. CY: Carry flag. This flag is set whenever there is a carry out from the D7 bit after an 8 bit addition or subtraction. It can also be set to 1 or 0 directly by instructions such as SETB C and ... the A register contains an odd number of 1s, then P=1. P=0 if A has an even number of 1s.

Description : Describe power down mode and ideal mode of 8051 with circuit diagram . which SFR is used to set these modes and draw the same.

Last Answer : IDLE MODE In the Idle mode, the internal clock signal is gated off to the CPU, but not to the Interrupt, Timer and Serial Port functions. The CPU status is preserved in its entirety, the Stack Pointer, ... t change on chip RAM PCON (Power Control Register) SFR is used to set these modes.

Description : State any four important features of 8051 microcontroller.

Last Answer : Features of 8051 microcontroller:  1) 8- bit data bus and 8- bit ALU. 2) 16- bit address bus - can access maximum 64KB of RAM and ROM. 3) On- chip RAM -128 bytes (Data ... 0 and Timer 1, two external hardware interrupts- INT0 and INT1, Serial communication interrupt for both receive and transmit.

Description : Draw and explain Internal port structure of Port 0 and Port 1 of 8051 microcontroller.

Last Answer : Port-0 can be configured as a normal bidirectional I/O port or it can be used for address/data interfacing for accessing external memory. When control is '1', the port is used for address/data ... is not able to sink the current the pin voltage may rise, leading to a possible wrong reading.

Description : Explain with sketch the interfacing of 4 ×4 matrix keypad with 8051 microcontroller.

Last Answer : Interfacing keypad Fig. shows how to interface the 4 X 4 matrix keypad to two ports in microcontroller. The rows are connected to an output port and the columns are connected to an input port. To ... key has been pressed, the next task is to find out which column the pressed key belongs to.

Description : State the alternate pin functions of port 3 of 8051.

Last Answer :  the alternate pin functions of port 3 of 8051 :

Description : Draw interfacing of 16 × 2 LCD with 8051 and state the function of EN and RS of LCD

Last Answer : Diagram: RS: RS is the register select pin. We need to set it to 1, if we are sending some data to be displayed on LCD. And we will set it to 0 if we are sending some command instructions ... the LCD to latch in the data present at the data pins. This pulse must be a minimum of 450ns wide.

Description : Describe serial communication in 8051. Explain the use of SCON register.

Last Answer : 8051 micro controller communicate with another peripheral device through RXD and TXD pin of port3.controller have four mode of serial communication.  1. Serial Data Mode-0 (Baud Rate Fixed) In this mode ... .0 Receive interrupt flag. Set by hardware halfway through the stop bit time in mode 1. 

Description : Draw the format of TCON register of 8051 and describe the function of each bit of it.

Last Answer : TCON: TIMER/COUNTER CONTROL REGISTER.BIT ADDRESSABLE  TF1 TCON. 7 Timer 1 overflows flag. Set by hardware when the Timer/Counter 1 Overflows. Cleared by hardware as processor ... 0 type control bit. Set/cleared by software to Specify falling edge/low level triggered External Interrupt

Description : Explain following instructions of 8051. (i) ADDC (ii) L CALL

Last Answer : (i) ADDC: The ADDC instruction adds a byte value and the value of the carry flag to the accumulator. The results of the addition are stored back in the accumulator. Several of the flag ... . Then the program counter is loaded with the new address and control is transferred to the subroutine. 

Description : Explain function of following pins of 8051 (i) Pin 31 (ii) Pin 29 (iii) Pin 21-28 

Last Answer : i) Pin 31-EA : It is and active low I/P to 8051 microcontroller. When (EA)= 0, then 8051 microcontroller access from external program memory (ROM) only. When (EA) = 1, then it access internal ... /Output, when external memory is interfaced, PORT 2 pins act as the higher-order address bus. (A8-A15)

Description : Describe 8051 microcontroller as boolean processor.

Last Answer : * 8051 processor is a CPU that can perform some operation on a data and gives the output. * The 8051 processor contains a complete Boolean processor for single-bit operations. * The internal RAM contains 128 ... CLR C means clear the carry bit SETB 20h means set the memory bit with bit address 20h.

Description : Draw and explain the interfacing of DAC to 8051.

Last Answer : Diagram:  * Microcontroller generates output which is in digital form but many controlling system requires analog signal as they don't accept digital data thus making it necessary to use DAC ... current. Hence we require an I to V converter to convert this current into equivalent voltage. 

Description : List SFR in 8051.

Last Answer : ACC and B registers - 8 bit each DPTR : [DPH:DPL] - 16 bit combined PC : Program Counter - 16 bits Stack pointer SP - 8 bit PSW : Program Status Word Port Latches ... , serial control Timer Registers (TCON,TMOD,TL0/1,TH0/1) Power control Interrupt Enable, Interrupt Priority

Description : List specifications of 8051 microcontroller.

Last Answer : 1) 8- bit data bus and 8- bit ALU. 2) 16- bit address bus - can access maximum 64KB of RAM and ROM. 3) On- chip RAM -128 bytes (Data Memory) 4) On- chip ROM - 4 KB ( ... 0592 MHz 9) Has power down and idle mode in microcontroller when no operation is performed. 10) Six interrupts are available.

Description : List out features of any four addressing modes of 8051.

Last Answer : 1.Immediate addressing mode: In this Immediate Addressing Mode, the data is provided in the instruction itself. The data is provided immediately after the opcode. These are some examples of Immediate Addressing Mode. MOVA ... us see some examples of this mode. MOV 0E5H, @R0 MOV @R1, 80H

Description : Which instruction of 8051 microcontroller is used for reading data from code memory?  A) Mov B) MOVC C) MOVX D) XCH

Last Answer : Mov