The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

The digital logic family which has the lowest propagation delay time is
 (A) ECL (B) TTL
 (C) CMOS (D) PMOS
by

1 Answer

Answer :

Ans: A
 The digital logic family which has the lowest propagation delay time is ECL
(Lowest propagation delay time is possible in ECL because the transistors are used in
difference amplifier configuration, in which they are never driven into saturation and thereby
the storage time is eliminated).
by

Related questions

Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Last Answer : (A) ECL

Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Last Answer : Ans: B ECL is the fastest logic family of all logic families. (High speeds are possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Description : The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Last Answer : (D) CMOS The digital logic family which has minimum power dissipation is CMOS. (CMOS being an unipolar logic family, occupy a very small fraction of silicon Chip area)

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

Which of following consume minimum power (A) TTL. (B) CMOS. (C) DTL. (D) RTL.

Description : Which of following consume minimum power (A) TTL. (B) CMOS. (C) DTL. (D) RTL.

Last Answer : Ans: B CMOS consumes minimum power as in CMOS one p-MOS & one n-MOS transistors are connected in complimentary mode, such that one device is ON & one is OFF.

The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Description : The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Last Answer : Ans: C MSI chip 7474 dual edge triggered D Flip-Flop.

CMOS circuits consume power (A) Equal to TTL (B) Less than TTL (C) Twice of TTL (D) Thrice of TTL

Description : CMOS circuits consume power (A) Equal to TTL (B) Less than TTL (C) Twice of TTL (D) Thrice of TTL

Last Answer : Ans: B As in CMOS one device is ON & one is Always OFF so power consumption is low.

In digital ICs, Schottky transistors are preferred over normal transistors because of their (A) Lower Propagation delay. (B) Higher Propagation delay. (C) Lower Power dissipation. (D) Higher Power dissipation.

Description : In digital ICs, Schottky transistors are preferred over normal transistors because of their (A) Lower Propagation delay. (B) Higher Propagation delay. (C) Lower Power dissipation. (D) Higher Power dissipation.

Last Answer : Ans: A Lower propagation delay as shottky transistors reduce the storage time delay by preventing the transistor from going deep into saturation.

The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Description : The logic 0 level of a CMOS logic device is approximately (A) 1.2 volts (B) 0.4 volts (C) 5 volts (D) 0 volts

Last Answer : Ans: D CMOS logic low level is 0 volts approx.

A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Description : A 4-bit synchronous counter uses flip-flops with propagation delay times of 15 ns each. The maximum possible time required for change of state will be (A) 15 ns. (B) 30 ns. (C) 45 ns. (D) 60 ns.

Last Answer : Ans: A 15 ns because in synchronous counter all the flip-flops change state at the same time.

The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Description : The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Last Answer : Ans: B MUX integrated circuit in TTL is 74153.

An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Description : An eight stage ripple counter uses a flip-flop with propagation delay of 75 nanoseconds. The pulse width of the strobe is 50ns. The frequency of the input signal which can be used for proper operation of the counter is approximately (A) 1 MHz. (B) 500 MHz. (C) 2 MHz. (D) 4 MHz.

Last Answer : Maximum time taken for all flip-flops to stabilize is 75ns x 8 + 50 = 650ns. Frequency of operation must be less than 1/650ns = 1.5 MHz.

ECL is the fastest of all logic families. High Speed in ECL is possible because transistors are used in difference amplifier configuration, in which they are never driven into ............... (1) Race condition (2) Saturation (3) Delay (4) High impedance

Description : ECL is the fastest of all logic families. High Speed in ECL is possible because transistors are used in difference amplifier configuration, in which they are never driven into ............... (1) Race condition (2) Saturation (3) Delay (4) High impedance

Last Answer : Answer: 2  Explanation: Emitter-coupled logic (ECL) is the fastest of all logic families and therefore is used in applications where very high speed is essential. High speeds have become ... configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

The following logic families have their propagation delay. Arrange them from lowest propagation delay to

Description : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

Last Answer : The following logic families have their propagation delay. Arrange them from lowest propagation delay to highest propagation delay. 1. TTL (Standard) 2. ECL 3. Low power CMOS 4. DTL (A) 2, 1, 4 and 3 (B) 2, 4, 1 and 3 (C) 4, 2, 3 and 1 (D) 1, 2, 3 and 4

The propagation delay in a CMOS inverter is

Description : The propagation delay in a CMOS inverter is  (A) proportional to (W/L) ratio  (B) inversely proportional to (W/L) ratio  (C) independent of (W/L) ratio  (D) depends only on W

Last Answer : The propagation delay in a CMOS inverter is inversely proportional to (W/L) ratio 

CMOS circuits are extensively used for ON-chip computers mainly because of their extremely (A) low power dissipation. (B) high noise immunity. (C) large packing density. (D) low cost.

Description : CMOS circuits are extensively used for ON-chip computers mainly because of their extremely (A) low power dissipation. (B) high noise immunity. (C) large packing density. (D) low cost.

Last Answer : Ans: C Because CMOS circuits have large packing density.

TTL logic family is most popularly used industries because it

Description : TTL logic family is most popularly used industries because it  1.provides greater operating speed 2.has a good fan in & fan out 3.has easy interface with other digital circuitry 4.all the above 

Last Answer : It is a basically a bipolar circuit which has TTL band hate fan fan out

Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Description : Define following terms related to logic families : (i) Noise Margin (ii) FAN-OUT (iii) Propagation delay (iv) Power dissipation

Last Answer : i) Noise immunity is measured in terms of noise margin. High state Noise margin = VNH = VOH(min) - VIH(min) Low state Noise margin = VNL = VIL(max) - VOL(max) i) The fan-out is defined as the ... logical 0 state (HIGH to LOW) iii) Average power dissipation is defined as PD(avg) = ICC(avg) * VCC

What is the propagation delay of a logic gate?

Description : What is the propagation delay of a logic gate?

Last Answer : The application input pulse and the occurrence of resulting output pulse is called propagation delay of logic gate.

Define combinational logic

Description : Define combinational logic

Last Answer : When logic gates are connected together to produce a specified output for certain specified combinations of input variables, with no storage involved, the resulting circuit is called combinational logic.

A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Description : A full adder logic circuit will have (A) Two inputs and one output. (B) Three inputs and three outputs. (C) Two inputs and two outputs. (D) Three inputs and two outputs.

Last Answer : Ans: D A full adder circuit will add two bits and it will also accounts the carry input generated in the previous stage. Thus three inputs and two outputs (Sum and Carry) are there.

Karnaugh map is used for the purpose of (A) Reducing the electronic circuits used. (B) To map the given Boolean logic function. (C) To minimize the terms in a Boolean expression. (D) To maximize the terms of a given a Boolean expression.

Description : Karnaugh map is used for the purpose of (A) Reducing the electronic circuits used. (B) To map the given Boolean logic function. (C) To minimize the terms in a Boolean expression. (D) To maximize the terms of a given a Boolean expression.

Last Answer : (C) To minimize the terms in a Boolean expression.

A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Description : A universal logic gate is one, which can be used to generate any logic function. Which of the following is a universal logic gate? (A) OR (B) AND (C) XOR (D) NAND

Last Answer : Ans: D NAND can generate any logic function.

In a positive logic system, logic state 1 corresponds to (A) positive voltage (B) higher voltage level (C) zero voltage level (D) lower voltage level

Description : In a positive logic system, logic state 1 corresponds to (A) positive voltage (B) higher voltage level (C) zero voltage level (D) lower voltage level

Last Answer : (B) higher voltage level We decide two voltages levels for positive digital logic. Higher voltage represents logic 1 & a lower voltage represents logic 0.

The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Description : The output of a logic gate is 1 when all its inputs are at logic 0. the gate is either (A) a NAND or an EX-OR (B) an OR or an EX-NOR (C) an AND or an EX-OR (D) a NOR or an EX-NOR

Last Answer : (D) a NOR or an EX-NOR

What do you call the phenomenon in digital circuits that describe the duration of time a digital signal passes a circuit? A. Transmission time B. Elapsed time C. Propagation delay D. Travel delay

Description : What do you call the phenomenon in digital circuits that describe the duration of time a digital signal passes a circuit? A. Transmission time B. Elapsed time C. Propagation delay D. Travel delay

Last Answer : C. Propagation delay

Which numbering format is the basis for digital electronic circuitry? 76) A) decimal B) BCD C) octal D) binary

Description : Which numbering format is the basis for digital electronic circuitry? 76) A) decimal B) BCD C) octal D) binary

Last Answer : D) binary

A weighted resistor digital to analog converter using N bits requires a total of (A) N precision resistors. (B) 2N precision resistors. (C) N + 1 precision resistors. (D) N – 1 precision resistors.

Description : A weighted resistor digital to analog converter using N bits requires a total of (A) N precision resistors. (B) 2N precision resistors. (C) N + 1 precision resistors. (D) N – 1 precision resistors.

Last Answer : (A) N precision resistors.

The conversation speed of an analog to digital converter is maximum with the following technique. (A) Dual slope AD converter. (B) Serial comparator AD converter. (C) Successive approximation AD converter. (D) Parallel comparator AD converter.

Description : The conversation speed of an analog to digital converter is maximum with the following technique. (A) Dual slope AD converter. (B) Serial comparator AD converter. (C) Successive approximation AD converter. (D) Parallel comparator AD converter.

Last Answer : (D) Parallel comparator AD converter.

The chief reason why digital computers use complemented subtraction is that it (A) Simplifies the circuitry. (B) Is a very simple process. (C) Can handle negative numbers easily. (D) Avoids direct subtraction.

Description : The chief reason why digital computers use complemented subtraction is that it (A) Simplifies the circuitry. (B) Is a very simple process. (C) Can handle negative numbers easily. (D) Avoids direct subtraction.

Last Answer : Ans: C Using complement method negative numbers can also be subtracted.

What are the advantages of TTL (transistor transistor logic)?

Description : What are the advantages of TTL (transistor transistor logic)?

Last Answer : To know about the advantages of TTL logic family, one should have a basic idea about RTL, DTL etc. Diode logic (DL) uses diodes to implement logical functions like AND and OR. But the disadvantage is that it can ... delay offered by them, the logic levels may sometimes change i. e. 0 t0 1 or 1 to 0.

What are the types of TTL logic?

Description : What are the types of TTL logic?

Last Answer : 1. Open collector output 2. Totem-Pole Output 3. Tri-state output.

Design Y=AB.CD using CMOS logic.

Description : Design Y=AB.CD using CMOS logic.

Last Answer : Y=AB.CD using CMOS logic

The total propagation delay time from transmission to reception of signals from a ground transmitter to ground receiver with angle of elevation at 10 degrees respectively is A. 273 ms B. 239 ms C. 275 ms D. 260 ms

Description : The total propagation delay time from transmission to reception of signals from a ground transmitter to ground receiver with angle of elevation at 10 degrees respectively is A. 273 ms B. 239 ms C. 275 ms D. 260 ms

Last Answer : A. 273 ms

The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Description : The phase constant of a wave propagation with frequency of 35 radian/sec and time delay of 7.5 sec is a) 4.66 b) 262.5 c) 46.6 d) 26.25

Last Answer : b) 262.5

what does a cmos digital camera do?

Description : what does a cmos digital camera do?

Last Answer : Cmos digital cameras can do quite a few things. This URL address tells you everything that there is about Cmos digital cameras and how everything works.

What are the benefits of a cmos digital camera?

Description : What are the benefits of a cmos digital camera?

Last Answer : As a cmos camera can refer to many different types of cameras, it's hard to answer this. Mainly, cmos cameras are less expensive to manufactiure, resulting in cheaper cameras in general. That's about all I can tell you, sorry!

What is Propagation Delay ?

Description : What is Propagation Delay ?

Last Answer : The time required for the flow of signals in a logic gate or circuit is called Propagation delay .

________ dispersion is caused by the difference in the propagation times of light rays that take different paths down a fiber. a. Material dispersion b. Wavelength dispersion c. Modal dispersion d. Delay dispersion

Description : ________ dispersion is caused by the difference in the propagation times of light rays that take different paths down a fiber. a. Material dispersion b. Wavelength dispersion c. Modal dispersion d. Delay dispersion

Last Answer : c. Modal dispersion

What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Description : What is the propagation delay when a signal is transmitter by an earth station to a geosynchronous satellite about 38,500 km above earth’s equator and then received by the same earth station? A. 256 msec B. 128 msec C. 300 msec D. 400 msec

Last Answer : A. 256 msec

The round-trip propagation delay between two earth stations through a geosynchronous satellite is A. 500 to 600 ms B. 300 to 400 ms C. 600 to 700 ms D. 400 to 500 ms

Description : The round-trip propagation delay between two earth stations through a geosynchronous satellite is A. 500 to 600 ms B. 300 to 400 ms C. 600 to 700 ms D. 400 to 500 ms

Last Answer : A. 500 to 600 ms

The maximum propagation delay of a geostationary satellite is A. 278 ms B. 239 ms C. 300 ms D. 250 ms

Description : The maximum propagation delay of a geostationary satellite is A. 278 ms B. 239 ms C. 300 ms D. 250 ms

Last Answer : A. 278 ms

What is the minimum propagation delay of a geostationary satellite? A. 278 ms B. 239 ms C. 300 ms D. 600 ms

Description : What is the minimum propagation delay of a geostationary satellite? A. 278 ms B. 239 ms C. 300 ms D. 600 ms

Last Answer : B. 239 ms

Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Description : Suppose that the one-way propagation delay for a 100 Mbps Ethernet having 48-bit jamming signal is 1.04 micro-seconds. The minimum frame size in bits is: a. 112 b. 160 c. 208 d. 256

Last Answer : d. 256

A sender uses the Stop-and-Wait ARQ protocol for reliable transmission of frames. Frames are of size 1000 bytes and the transmission rate at the sender is 80 Kbps (1Kbps = 1000 bits/second). Size of an acknowledgement is 100 bytes and the transmission rate at the receiver is 8 Kbps. The one-way propagation delay is 100 milliseconds. Assuming no frame is lost, the sender throughput is __________ bytes/second. a. 2500 b. 2000 c. 1500 d. 500

Description : A sender uses the Stop-and-Wait ARQ protocol for reliable transmission of frames. Frames are of size 1000 bytes and the transmission rate at the sender is 80 Kbps (1Kbps = 1000 bits/second). Size of ... is lost, the sender throughput is __________ bytes/second. a. 2500 b. 2000 c. 1500 d. 500

Last Answer : a. 2500

Which of the following statements is TRUE about CSMA/CD a. IEEE 802.11 wireless LAN runs CSMA/CD protocol b. Ethernet is not based on CSMA/CD protocolc. CSMA/CD is not suitable for a high propagation delay network like satellite network d. There is no contention in a CSMA/CD network

Description : Which of the following statements is TRUE about CSMA/CD a. IEEE 802.11 wireless LAN runs CSMA/CD protocol b. Ethernet is not based on CSMA/CD protocol c. CSMA/CD is not suitable for a high propagation delay network like satellite network d. There is no contention in a CSMA/CD network

Last Answer : CSMA/CD is not suitable for a high propagation delay

Suppose the round trip propagation delay for a 10 Mbps Ethernet having 48-bit jamming signal is 46.4 ms. The minimum frame size is a. 94 b. 416 c. 464

Description : Suppose the round trip propagation delay for a 10 Mbps Ethernet having 48-bit jamming signal is 46.4 ms. The minimum frame size is a. 94 b. 416 c. 464

Last Answer : c. 464

The distance between two stations M and N is L kilometers. All frames are K bits long. The propagation delay per kilometer is t seconds. Let R bits/second be the channelcapacity. Assuming that processing delay is negligible, the minimum number of bits for the sequence number field in a frame for maximum utilization, when the sliding window protocol used is: a. A b. B c. C d. D

Description : The distance between two stations M and N is L kilometers. All frames are K bits long. The propagation delay per kilometer is t seconds. Let R bits/second be the channel capacity. Assuming that processing ... maximum utilization, when the sliding window protocol used is: a. A b. B c. C d. D

Last Answer : c. C

In a token ring network the transmission speed is 10^7 bps and the propagation speed is 200 metres/micro second. The 1- bit delay in this network is equivalent to: a. 500 metres of cable. b. 200 metres of cable. c. 20 metres of cable. d. 50 metres of cable

Description : In a token ring network the transmission speed is 10^7 bps and the propagation speed is 200 metres/micro second. The 1- bit delay in this network is equivalent to: a. 500 metres of cable. b. 200 metres of cable. c. 20 metres of cable. d. 50 metres of cable

Last Answer : c. 20 metres of cable.

Define propagation delay.

Description : Define propagation delay.

Last Answer : A propagation delay is the time required to change the output after the application of the input.