____ Was more common year: a. CRT b. TTL c. Both A and B d. None of these

____ Was more common year:
a. CRT
b. TTL
c. Both A and B
d. None of these
by

1 Answer

Answer :

b. TTL
by

Related questions

Which corporation decided to use 8088 microprocessor in personal computer: a. IBM b. CRT c. PMN d. SPS

Description : Which corporation decided to use 8088 microprocessor in personal computer: a. IBM b. CRT c. PMN d. SPS

Last Answer : a. IBM

CRT stands for: a. Cathode ray tube b. Compared ray tube c. Command ray tube d. None of these

Description : CRT stands for: a. Cathode ray tube b. Compared ray tube c. Command ray tube d. None of these

Last Answer : a. Cathode ray tube

The ____ place the data from a register onto the data bus: a. CPU b. ALU c. Both A and B d. None of these

Description : The ____ place the data from a register onto the data bus: a. CPU b. ALU c. Both A and B d. None of these

Last Answer : a. CPU

The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Description : The CPU sends out a ____ signal to indicate that valid data is available on the data bus: a. Read b. Write c. Both A and B

Last Answer : b. Write

The information is transferred from the_____ and ____ specified register: a. MDR b. CPU c. Both A and B

Description : The information is transferred from the_____ and ____ specified register: a. MDR b. CPU c. Both A and B

Last Answer : c. Both A and B

The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Description : The ____ of can assembly line to be I/t p: a. Clock period b. Pipelining c. Throughput d. Flow through

Last Answer : c. Throughput

Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are seta) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

The number of software interrupts in 8085 is ____ a) 5 b) 8

Description : The number of software interrupts in 8085 is ____ a) 5 b) 8

Last Answer : b) 8

In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Description : In linear decoding address bus of 16-bit wide can connect only ____ of RAM. a. 16 KB b. 6KB c. 12KB d. 64KB

Last Answer : b. 6KB

____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Description : ____ causes the address of the next microprocessor to be obtained from the memory: a. CRJA b. ROM c. MAP d. HLT

Last Answer : c. MAP

Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Description : Virtual Mode Flag bit can be set using ____ instruction or any task switch operation only in the _____ mode a) IRET, Virtual b) POPF, Real c) IRET, protected d) POPF, protected

Last Answer : b) POPF, Real

In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Description : In modes 2 and 3, if _____ bit of SCON bit is set will causes enable multiprocessor communication and is of ____ bit address. a) SM1, 9EH b) TB8 , 9CH c) SM2 , 9DH d) SM0, 9FH

Last Answer : c) SM2 , 9DH

In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____. a) 000BH, a high to low transition on pin INT1 b) 001BH, a low to high transition on pin INT1 c) 0013H, a high to low transition on pin INT1 d) 0023H, a low to high transition on pin INT1

Description : In 8051 an external interrupt 1 vector address is of ________ and causes of interrupt if ____. a) 000BH, a high to low transition on pin INT1 b) 001BH, a low to high transition on pin INT1 c) 0013H, a high to low transition on pin INT1 d) 0023H, a low to high transition on pin INT1

Last Answer : a) 000BH, a high to low transition on pin INT1

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : a) 1, 8bit, single processor

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : c) bus width select

8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : 8096 write-protected mode, no code can write to memory address between __. a) 2020 to 3FFFH b) 8000 to FFFFH c) 2000 to 3FFFH d) 2020 to 202FH 17. If the __ pin is ___ , then we have the option ... b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : c) EA, high, external, internal

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : c) 232 byte, five 8bit, register to register

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : a) IE

In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Description : In 8279, a scanned sensor matrix mode, if a sensor changes its state, the ___ line goes ____ to interrupt the CPU. a) CS, high b) A0, high c) IRQ, high d) STB, high

Last Answer : c) IRQ, high

In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Description : In 8279 Strobed input mode, the control line goes low. The data on return lines is strobed in the ____. a) FIFO byte by byte b) FILO byte by byte c) LIFO byte by byte d) LILO byte by byte.

Last Answer : a) FIFO byte by byte

In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Description : In 8096, mode ____ of serial port are ___ modes commonly used for ____ communications. a) 1, 8bit, single processor b) 0, 7bit, multiple microcontroller c) 2, 9 bit, multiple processors d) 3, 8 bit, multiple microcontroller

Last Answer : c) 2, 9 bit, multiple processors

In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Description : In 8096, CCB bit 3 is ____. a) write strobe mode select b) address valid strobe select c) bus width select d) Internal read control mode

Last Answer : b) address valid strobe select

If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Description : If the __ pin is ___ , then we have the option of using the ____ ROM or EPROM together with _____ memory and devices. a) EA, high, internal, external b) EA, low, internal, external c) EA, high, external, internal d) EA, low, external, internal

Last Answer : a) EA, high, internal, external

8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, register to register c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Description : 8096 has following features fill up the following, i) ____ Register file, ii) ____ I/O Ports iii) ____ architecture. a) 256 byte, five 8bit, register to register b) 256 byte, four 8bit, ... c) 232 byte, five 8bit, register to register d) 232 byte, six 8 bit, register to register

Last Answer : d) 232 byte, six 8 bit, register to register

Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Description : Serial port interrupt is generated, if ____ bits are set a) IE b) RI, IE c) IP, TI d) RI, TI

Last Answer : d) RI, TI

The number of network segments on which the datagram is allowed to travel before a router should discard it is called _______. A. Time to Live (TTL) B. Time to Die(TTD) C. self recognition D. both a and b

Description : The number of network segments on which the datagram is allowed to travel before a router should discard it is called _______. A. Time to Live (TTL) B. Time to Die(TTD) C. self recognition D. both a and b

Last Answer : A. Time to Live (TTL)

The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Description : The most common addressing techiniques employed by a CPU is a. immediate b. direct c. indirect d. register e. all of the above

Last Answer : e. all of the above

The Width of a processor’s data path is measured in bits. Which of the following are common data paths? a. 8 bits b. 12 bits c. 16 bits d. 32 bits

Description : The Width of a processor’s data path is measured in bits. Which of the following are common data paths? a. 8 bits b. 12 bits c. 16 bits d. 32 bits

Last Answer : a. 8 bits

Personal computers use a number of chips mounted on a main circuit board. What is the common name for such boards? a. Daughter board b. Motherboard c. Father board d. Breadboard

Description : Personal computers use a number of chips mounted on a main circuit board. What is the common name for such boards? a. Daughter board b. Motherboard c. Father board d. Breadboard

Last Answer : d. Breadboard

What is the full form of TTL ?

Description : What is the full form of TTL ?

Last Answer : TTL 's full form Transistor Transistor Logic.

What are the advantages of TTL (transistor transistor logic)?

Description : What are the advantages of TTL (transistor transistor logic)?

Last Answer : To know about the advantages of TTL logic family, one should have a basic idea about RTL, DTL etc. Diode logic (DL) uses diodes to implement logical functions like AND and OR. But the disadvantage is that it can ... delay offered by them, the logic levels may sometimes change i. e. 0 t0 1 or 1 to 0.

Which one of the following fields of an IP header is NOT modified by a typical IP router? a. Checksum b. Source address c. Time to Live (TTL) d. Length

Description : Which one of the following fields of an IP header is NOT modified by a typical IP router? a. Checksum b. Source address c. Time to Live (TTL) d. Length

Last Answer : b. Source address

For which one of the following reasons does Internet Protocol (IP) use the time-to- live (TTL) field in the IP datagram header? a. Ensure packets reach destination within that time b. Discard packets that reach later than that time c. Prevent packets from looping indefinitely d. Limit the time for which a packet gets queued in intermediate routers.

Description : For which one of the following reasons does Internet Protocol (IP) use the time-to- live (TTL) field in the IP datagram header? a. Ensure packets reach destination within that time b. ... packets from looping indefinitely d. Limit the time for which a packet gets queued in intermediate routers.

Last Answer : c. Prevent packets from looping indefinitely

What are RTL, DTL, and TTL examples of?

Description : What are RTL, DTL, and TTL examples of?

Last Answer : Logic families.

State advantages and disadvantages of TTL

Description : State advantages and disadvantages of TTL

Last Answer : Advantages: 1. Easily compatible with other ICs 2. Low output impedance

List the different versions of TTL

Description : List the different versions of TTL

Last Answer : 1. TTL (Std.TTL) 2. LTTL (Low Power TTL) 3. HTTL (High Speed TTL) 4. STTL (Schottky TTL) 5. LSTTL (Low power Schottky TTL)

What are the types of TTL logic?

Description : What are the types of TTL logic?

Last Answer : 1. Open collector output 2. Totem-Pole Output 3. Tri-state output.

7.How does traceroute work? A. It uses an ICMP destination-unreachable message to elicit the name of a router. B. It sends a specially crafted IP packet to a router to locate the number of hops from the sender to the destination network. C. It uses a protocol that will be rejected by the gateway to determine the location. D. It uses the TTL value in an ICMP message to determine the number of hops from the sender to the router.

Description : 7.How does traceroute work? A. It uses an ICMP destination-unreachable message to elicit the name of a router. B. It sends a specially crafted IP packet to a router to locate the number of hops from ... the TTL value in an ICMP message to determine the number of hops from the sender to the router.

Last Answer : D. It uses the TTL value in an ICMP message to determine the number of hops from the sender to the router.

Which of following consume minimum power (A) TTL. (B) CMOS. (C) DTL. (D) RTL.

Description : Which of following consume minimum power (A) TTL. (B) CMOS. (C) DTL. (D) RTL.

Last Answer : Ans: B CMOS consumes minimum power as in CMOS one p-MOS & one n-MOS transistors are connected in complimentary mode, such that one device is ON & one is OFF.

Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic? (A) ECL (B) TTL (C) CMOS (D) LSI

Last Answer : (A) ECL

The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Description : The MSI chip 7474 is (A) Dual edge triggered JK flip-flop (TTL). (B) Dual edge triggered D flip-flop (CMOS). (C) Dual edge triggered D flip-flop (TTL). (D) Dual edge triggered JK flip-flop (CMOS).

Last Answer : Ans: C MSI chip 7474 dual edge triggered D Flip-Flop.

The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Description : The commercially available 8-input multiplexer integrated circuit in the TTL family is (A) 7495. (B) 74153. (C) 74154. (D) 74151.

Last Answer : Ans: B MUX integrated circuit in TTL is 74153.

CMOS circuits consume power (A) Equal to TTL (B) Less than TTL (C) Twice of TTL (D) Thrice of TTL

Description : CMOS circuits consume power (A) Equal to TTL (B) Less than TTL (C) Twice of TTL (D) Thrice of TTL

Last Answer : Ans: B As in CMOS one device is ON & one is Always OFF so power consumption is low.

Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Description : Which TTL logic gate is used for wired ANDing (A) Open collector output (B) Totem Pole (C) Tri state output (D) ECL gates

Last Answer : Ans: A Open collector output.

The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Description : The digital logic family which has the lowest propagation delay time is (A) ECL (B) TTL (C) CMOS (D) PMOS

Last Answer : Ans: A The digital logic family which has the lowest propagation delay time is ECL (Lowest propagation delay time is possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated).

Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Description : Which of the following is the fastest logic (A) TTL (B) ECL (C) CMOS (D) LSI

Last Answer : Ans: B ECL is the fastest logic family of all logic families. (High speeds are possible in ECL because the transistors are used in difference amplifier configuration, in which they are never driven into saturation and thereby the storage time is eliminated.

The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Description : The digital logic family which has minimum power dissipation is (A) TTL (B) RTL (C) DTL (D) CMOS

Last Answer : (D) CMOS The digital logic family which has minimum power dissipation is CMOS. (CMOS being an unipolar logic family, occupy a very small fraction of silicon Chip area)

In standard TTL gates, the totem pole output stage is primarily used to

Description : In standard TTL gates, the totem pole output stage is primarily used to (A) increase the noise margin of the gate (B) decrease the output switching delay (C) facilitate a wired OR logic connection (D) increase the output impedance of the circuit

Last Answer : In standard TTL gates, the totem pole output stage is primarily used to decrease the output switching delay

TTL logic family is most popularly used industries because it

Description : TTL logic family is most popularly used industries because it  1.provides greater operating speed 2.has a good fan in & fan out 3.has easy interface with other digital circuitry 4.all the above 

Last Answer : It is a basically a bipolar circuit which has TTL band hate fan fan out

TTL stand for :

Description : TTL stand for : A. Trigger Time Logic B. Traffic Time Logic C. Transistor Time Logic D. Transistor Transistor Logic

Last Answer : TTL stand for : Transistor Transistor Logic